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Abstract
The transputer virtual memory system provide, for the transputer without memory
management primitives, a viable virtual memory system. This report evaluates
the architecture and its parameters. The basic software is also implemented a.nd
described. The disk subsystem with software and hard",,'are is also evaluated in a
single disk environment.
It is shown that the unique features of the TVM system has advantages and dis-
advantages when compared to conventional virtual memory systems. One of the
advantages is that a conventional operating system with memory protection can
now also be implemented on the transputer. The main conclusion is that this is
a performance effective implementation of a virtual memory system with unique
features that should be exploited further.
OPSOMMING
Die transputer virtuele geheue verskaf, vir 'n verwerker sander
virtuele geheue ondersteuning, 'n doeltreffende virtuele geheue
stelsel. Die verslag evalueer die argitektuur en sy parameters.
Die skyfsubstelsel met programmatuur en apparatuur word ook ge-
evalueer in 'n enkel skyfkoppelvlak omgewing.
Daar word bewys dat die upieke eienskappe van die TVG (transputer
virtuele geheue) voor- en nadele besit wanneer dit vElrgelyk word
met konvensionele virtuele geheue stelsels. Een van die voordele
is dat 'n konvensionele bedryfstelsel met geheue beskerming nou
op 'n transputer ge-implementeer kan word. Die hoofnadeel agv
die spesifieke argitektuur gee slegs 'n 15% degradering in
werkverrigting. Dit word egter slegs oar 'n sekere datagrootte
ervaar en kom tipies nie ter sprake wanneer daar massiewe
programme geloop word nie.
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Chapter 1
Introduction
The transputer is a very fast microprocessor (10 MIPS) with a.n onboard scheduler and commu-
nication processors. A basic design aim of the manufacturer wa.s one processor per user. Thus
no multiuser support in the form of memory management and protection have been included
in the transputer. This includes a lack of virtual memory supporting hardware.
Many applications need the fast processor in addition to more memory than can be provided
in the form of fast read/write memory. The transputer virtual memory system provide in this
need.
Fundamental differences between the TVM system and conventional virtual memory systems
are:
1. 'lhe virtual memory provided must be tota.lly transparent to the user. Specifically no
operating primitives must be necessary to use the virtual memory.
2. A dedicated disk storage subsystem will be available for the paged system.
3. The workload designed for is large scientific programs and NOT a multiprogramming
environment.
This report will investigate the performance of the designed architecture and will show that,
this is a performance efficient virtual memory system when king size jobs are run on it.
The TVM system will be investigated with different size jobs. For small jobs wit.h a. dnta
requirement less than S mega byte this system provides directly supported read/write memory,
thus no performance degradation will result. The medium size jobs from S I\'Ibyte to 13 l\Jbyte
expose the systems' weak spots. King size jobs, that is with memory requirements greater than
13 Mbyte will run a.s efficiently as on a.ny other virtual memory system with the sa.me memory
size para.meters.
The unique features of the TVM system can be exploited to further enha.nce the performance
efficiency of the TVM system. Gee performance influence of particular interest is the multiple
disk channels which is connected to the memory management unit. The other unique feature
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open for exploitation is the memory ma.na.gement unit when it is not busy servicing a page
fault.
The report begins with a literature survey of virtual memory systems. The first reported virtual
memory system was reported in 1961! The report continues with the architecture description
and evaluation. This is followed by a description of the current softwa.re implemented and an
evaluation thereof. The disk subsystem hardware and software follows with a basic evaluation
of its performance. The report is concluded with the final conclusions and recommendations.
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Relevant literature
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Chapter 2
Introduction to Literature Study
The first machine to use virtual memory \\'as the ATLAS computer from Manchester. Since
then virtual memory has been investigated and many results have been published. Thus more
than twenty nine years have past since the introduction of virtual memory. It is then expected
that many advances would have been made and that the theory of virtual memory would
be relatively well known. In the rest of this chapter existing virtual memory sj'stems will
be considered to extract from them the lessons learnt so far in the design of virtual memory
systems.
Any virtual memory system can be decomposed into the hardware architecture and the man-
agement software running on it. Both these subjects will now be considered independently.
2.1 Traditional workl~ds
'':'.,
Virtual memory was invented with the purpose of giving programmers the much needed unlim-
ited supply of memory. The principles of virtual memory were soon utilized in multi programmed
and time-sharing computers. It provided a mechanism for holding in main memory many user
processes much larger than the available memory space. Thus many of the early studies consid-
ered evaluation of a virtual memory system within a multiprogramming environment of utmost
importance [Denning 70].
The TVM system was designed to provide a powerful workstation for a single user. The main
purpose is to provide one progra.mmer with a powerful processor with 'unlimited' memory. Thus
under most circumstances the evaluation of virtual memory under multiprogrammed workloads
is of little use. However the transputer supports parallel execution threads which again is a
multiprogrammed workload. This document does not look into the performance evaluation of
the TVM under multiprogrammed workloads, but for the right user base this evaluation could
be very applicable.
Stellenbosch University http://scholar.sun.ac.za
Chapter 3
Virtual memory hardware
3 .. 1 Basic hardware
The basis of virtual memory is to disassociate the address referenced by a process from the
addrep'3 space available in primary storage. It follows that some kind of mapping mechanism
must exist to facilitate this transformation. This transformation mechanism must not slow
down the memory references of a process.
Due to effie:. ~ ./ considerations the main memory is divided into equally sized sections called
pages. These ;-ages are then the smallest unit managed by the virtual memory system. The
maPl-;:tg mechanism then consists of a address transformation unit taking an address which
c;r'l,J) '.:e considered as a composite address consisting of a pair (p,d). \Vhere the first n bits form
r' the page address and the last m bits form d the distance into the currently addressed page.
Due to the obvious limitation on the size of main memorYl a mechanism must exist to stop
the executing process when an address referenced does not exist in the main storage. This
C':mdition should generate a page fault event which interrupts the executing processor which
will then execute the pagc management softwarc. On completion of making the addressed page
available in the main store, the processor then restarts the interrupted process by re-executing
the interrupted instruction.
The above mechanism implies a few assumptions:
1. Only one processor is used for both process execution and page fault handling.
2.. The processor must have restartable instructions referring to memory.
It will be shown that the transputer virtual memory system functions while not sat.isfying any
of the above assumptions.
The main store not containing all the address space of a process, must be backed up by a
second level of storage. In all cases known this second level of storage is a moving arm disk.
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The main memory of the processor then is just a 'managed buffer' for the processors' address
space which is mapped onto the disk. This leads one to belief that virtual memory systems are
very slow because the memory speed is the speed of the disk. Forb ll1ately programs exhibit
certain behaviour patterns which makes virtual memory in many cases not much slower than
real memory.
3.2 Hardware support
Described in the previous section is the basic hardware required to support virtual memory.
There are however a few hardware implementable options to be considered. Three specific areas
are considered in [Denning 70]:
• Slave memory vs distdbuted memory.
• Hardware support for measurements to improve the mana.gement software.
• Addressing mechanisms.
3.2.1 Distributed and Slave memory
Both slave memory and distributed memory consists of memory hierarchies. The difference is in
accessing the different levels of the hierarchy. In a slave memory system access to the memory
level closest to the processor does not result in any delay. But any access to a data item in a
level further away from the closest level results in a page fault event and the data item must
be loaded into the closest level before program execution can continue. One example of slave
memory is a cache.
Distributed memory although also consisting of different levels of memory does no generate a
page 'fault event for accessing a data item in any level. Thus the processor can access any data
item'in any level. The cost of accessing data items further away from the processor la.ys in
the longer time taken by the address translation mechanisms for levels further away from the
closest level.
None of tl~e virtual m~mory system~ found by the ~uthor il.l l~terature ~:lplo'ys the djstrib~lted
memory hierarchy. TillS can be attributed to the difficulty III Implemektmg such a mechal1lsm.
Nearly all modern cache systems does however employ the distributed memory hierarchy. This
could be ascribed to the fundamental difference between cache and virtual memory systems.
Cache systems provide faster access to addressed items than main memory allows and the cache
is normally a small subset of the main memory. The probability of finding the item in main
memory when it is not in the cache is lOOtimes in the order of 2 to 5 times as slow as the cache.
which means that there is a small time penalty paid for accessing the ma.in memory.
Virtual memory systems though provide the user wit.h a much larger address spa.ce that can be
provided by fast random a.ccess memory. Access t.imes to disk are orders of ma.gnitude longer
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than to main memory. Thus any hardware translation mechanism addressing the disk is a gross
under utilization of the speed achievable in hardware.
However if a virtual memory system consisted of more than the two levels of memory associated
with main memory and disk memory then, accesses to the intermediate levels might warrant a
hardware address translation unit as found in a distributed memory environment.
3.2.2 Hardware support for measurements
For efficient management of the virtual memory space information is needed. Many of the
management policies known today require information with regard to page accesses whic'h
cannot be measured with software. The following measures can easily be measured with Lie
minimal of hardware support.
1. Setting a modify bit.
2. Setting a referenced bit.
3. Setting an unused bit.
4. Incrementing counters for each access to a page.
The significance of these measures can be deduced from the section on virtual memory man-
agement.
3.2.3. Addressing mechanisms
These mechanisms refer to the basic address translation mechanisms. The basic criteria for any
such mechanism is the minimal extra delay introduced due to the mapping process. The first
level of memory is accessed with the normal memory address cycle. If a multilevel memory
hierarchy exist then the access t.o lower levels must introduce a minimal delay.
The only hardware mechanism satisfying the no delay requirement of the memory level closest
to the processor is associative mapping. This is however a costly mechanism in terms of the
amount of hardware required. The largest mechanism known to the author is a. 512 page unit
used with a modern cache controller.
There is however a result reported in [Dei tel 83] which indicates that a small associative map-
ping mechanism of 16 pages combined with a slower mechanism for all the other cases, results
in a performance of 90 % of a full associative mapping mecha.nism for all the pages in main
memory.
The lower levels in a multi level memory hierarchy virtual memory use a slower mapping
mechanism, some of which is described in [Deit.el 8:3]. These slower mechanisms could be
implemented in two ways. One mechanism would be a real time virtua.l address translator
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Figure 3.1: Lower bound on access times
with a delay time of two memory accesses. On subsequent accesses to the page a page fault is
generated and the page number moved into the associative mapping. The alternative is that
on the first reference to a page a page fault is generated and the page number moved into the
associative mapping mechanism.
It will be shown later that because of the locality property of programs executing, there is little
need for the first slower mapping mechanism described because the probability that another
location in the same page will be referenced is very high.
3.3 Determining page size
The optimal page size for a virtual memory system depends on hardware and software consid-
erations. In this section only the hardware aspects which influence the page size are considered.
The lookup and transfer time for a page from the secondary storage to primary storage and
memory fragmentation are the two hardware parameters influenced by the page size. Both
lookup and transfer times will further be referred to as the access time of a device.
In the article by [Denning iO] a relation between the access time for different memory technolo-
gies is given. The relations of importance to us is the moving arm disk and an intermediate
memory level. From fig 3.1 it can be seen that for page sizes up to 1000 words the access time
to a disk is constant due to the dominance of the seek and rotational delay. The technologies
indicated on the graph are completely outdated, but the principle of a slower memory than
main memory in a hierarchy is very relevant. If such a level existed corresponding to the ECS
graph, then smaller page sizes would perform better.
Memory fragmentation consists of two types in a paged memory system [Denning iO] viz.
internal fragmentation and table fragmentation. The previous of the two refers to a page not
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completely filled with items to be referenced by the processor on requesting that page to be
loaded. This phenomena indicates smaller pages are to be preferred for efficient memory use.
Table fragmentation refers to the amount of table space needed to manage the pages in a
virtual memory system. The more pages the bigger the tables and the less memory available
for buffer;ng pages. This phenomena indicates that larger pages will be better because the
tables will then be smaller.
From the above discussion it is clear that the use of a disk for secondary storage implies that
for page sizes from one word to around 1000 words the access time is the same. Thus there is
an advantage to use a page size of 1000 words. Fragmentation though has another influence.
Internal fragmentation indicates the smaller the page the better. \"hile table fragmentation
advocates bigger page sizes. The page size decision from a hardware point of view is thus a
compromise which must take into account the current technology.
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Chapter 4
Memory management
The memory management system for a virtual memory system also have a first order effect on
the performance of a virtual memory system. The main function of a management system is
to make sure that the next location the main process wants to access will be available.
Some basic strategies investigated and reported on in literature will be discussed. This IS
followed by some measures of performance used by resf'''rchers. From the basic strategy chosen
some page replacement algorithms follow. Another wa) :')1' tIlE' management software to increase
performance is by prediction. This concept have also been investigated and will be reported
on.
4.1 Basic principles
According to [Dei tel 83] there are two main strategies ie. fetch stra.tegies and replacement
strategies. The first has to do with when to bring a page into real memory and the second with
when to remove a page from virtual memory.
Fetch strategies can be divided into demand fetching and prediction fetching. Dema"·J fetching
only fetches a page when addressed by the executing progra.m. \Vhile prediction ~ctching tries
to predict the next page which will be requested and then loads that page. Demand paging is
the dominant method employed today. Prefetching can howc\'er improve the execution time of
a program by 10 to 20 % according t.o [Smith 7S]. While [Trivedi 76] only st.ates that. there is
an improvement but he does not quantify it.
Replacement strategies are numerous a.nd even a.n optimal algorithm has been suggested. These
various algorithms are first cla.ssified according to existing criteria and then there relative per-
formance compared.
Other methods to increa.se the execution speed of virtual memory programs is to restructure
the program to fit the underlying hardware better. A few of these methods ha.ve also been
investigated and will be reported on.
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Hence will be considered the most important measures for comparing the different strategies.
Then different replacement strategies will be discussed. Lastly the question of when to fetch a.
page will be addressed.
4.2 Measures for evaluation
[Trivedi 76J, in a paper on the effects of prepaging for an array workload, gives three measures
for comparing virtual memory systems. Each of these measures are the most appropriate in
optimizing some parameter of a virtual memory system. The parameter to optimize will be
discussed in the context of each of the measures.
1. Number of 'page pulls'. This is the number of transfers from secondary storage to main
memory. This parameter is of importance when the channel traffic is to be minimized.
2. Number of page faults. This measure is of importance when the CPU utilization is to be
maximized.
3. The space time product. This parameter is defined as
c(tl, t 2 ) = r2 m(t)dt1tt
where m(t) indicates the occupation of m(t) pages in memory at time t. This measure is
of importance when maximizing memory utilization.
The author is of opinion that not anyone measure should dominate, but that at least a com-
bination if the first two measures should be used. The most important measure should be the
program execution speed. This is hO\vever very restricted in that it only accounts for one type
of program. Most computer systems are however used for specific purposes and the system
architecture should be optimized for these.
Another important measure is described in [Mattson 70] with regard to the evaluation of storage
hierarchies. The success function is defined as
The relative frequency of successes as a function of capacity is given by the success
function. \Vhere a success is defined as an access into a level of a multilevel c and
the item searched for was there.
This success function will be shown to be useful in determining the various buffer sizes of the
various levels of memory given the trace of a program.
4.3 Page replacement strategies
The page replacement strat.egy of a. virtual memory system can truly be called the crux of a.llY
virtual memory system. Its behaviour determines to a great ext.ent the performance of a virtual
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memory system where no king size jobs are run [Yoshizawa 88]. Page replacement comes into
play when the main processor has requested a page and the question is which pa.ge must be
replaced. There is an optimal algorithm [Denning 70] which is discussed first followed by many
approximations realizable in computer systems.
4.3.1 Terminology
The abbreviations used further have the following meaning:
LRU Least recently used page replacement algorithm.
FIFO First in First out page replacement algorithm.
NUR Not used recently page replacement algorithm.
LFU Least frequently used page replacement algorithm.
WS \\lorking set memory management strategy.
4.3.2 The optimal page replacement strategy
The optimal page replacement algorithm will replace the page not to be used for the furthest
time into the future [Denning 70]. This algorithm is not realizable since it requires advance
information about the behaviour of the program to run. Any practical algorithm then approx-
imates the optimal algorithm.
4,,3.3 Algorithm classification according to amount of data used
Belady [Belady 66] carried out a study on page replacement algorithms and classified t.hem
according to the amount of information used to make a decision. This cla.ssification is:
• The replacement algorithm is not based on any information about memory llsage. The
algorithms falling under this category are random repla.cement and FIFO replacement.
• Pages are classified according to the history of their most recent use in memory. Algo-
rithms falling in this category are LRU and NUR.
• Pages are classified according to their presence and absence from main memory. All pages
are consldelc.d. These types of algorithms never developed very far.
From this classification it can be deduced how well certain types of algorithms will fare. Also
ca.n be deduced what type of information is necessary for the efficient management of virtua.l
memory.
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Replacement algorithms whose traces obey the inclusion property [I>vfattson 70] are called stack
algorithms because for any program trace the stack can be efficiently computed and from the
stack the success function can be deduced. Refer to [Mattson 70J for more details.
A stack algorithm will always lead to less page faults in a larger buffer space, while a non sta.ck
algorithm would not. What is of importance however is that the FIFO replacement strategy is
not a stack algorithm while LRU, LFU, NUR and even the random replacement policies are.
4.3.5 Known page replacement algorithms
The optimal page replacement algorithm has been described in a previous section. Some of the
algorithms which follow tries to approximate the optimal algorithm while others go out from
certain assumptions about program behaviour.
There is one parameter which influences the basic outlook on replacement algorithms. The
real memory window mapping unto virtual memory could either be of a fixed size or a variable
size. In the former case it is easy to manage the free pages, ie. it is wise to fill as many pages
as possible with pages referenced by the program to increase the likelihood of another 'hit' or
'success'. In the latter case the decision of exactly how many pages must be allocated to each
job at a specific time is a hard choice. It is in the latter case where not only the replacement
but also the fr~ing mechanism are important.
The TVM system has only a fixed size window onto virtual memory. This leads one to believe
that these more sophisticated techniques are not relevant, but in the case of freing pa.ges to
make place for a sudden surge of page faults or for prepaged pages these techniques could
lead to improved performance. The two techniques which falls under the last category are the
working set strategy and the page fault frequency algorithms.
Random page replacement
This strategy assumes that the pages referenced in a program follows a random pa.ttern normally
uniformly distributed. \Vith the assumption made, there is little reason to replace pages other
than random. One reassuring fact about a random replacement algorithm is that [l\Ja.t.tson 70]
has shown that a random replacement algorithm for a specific buffer size c can be represented by
an equivaJent stack algorithm. This implies that for bigger buffer sizes the random replacement.
algorithm will indeed perform better.
[Belady 66] has shown that for king size jobs (program memory requirement far greater than
real memory) the random replacement algorithm did not fare much worse than the other more
optimal algorithms tested by him. This can be ascribed to the fa.ct that king size jobs flush
the real memory every so often tha.t there is litt.le va.lue in keeping extra information about the
used pages.
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Two schools of thought could arrive at this algorithm. On the one hand, one could argue that
to approximate the optimal page replacement algorithm a possible solution would be to replace
the page the longest in memory. This is just the tail of a FIFO queue. The other way to arrive
at the FIFO replacement algorithm is to argue that. it is just a special case of the random
algorithm involving much less computation.
While both arguments is true, it has been proved that the FIFO replacement algorithm is
not a stack algorithm. This implies that for bigger buffer sizes c there is not necessarily an
improvement of the virtual memory system with a FIFO replat:cment algorithm.
LRU-Least recently used
This algorithm is most likely the best performer of the demand l'eplacement algorithms. The
page to be replaced is the one who has been referenced the longest time hack. This approximates
the page that will not be used for the longest time in the future very well because of the working
set behaviour of program execution.
LFU-Least Frequently Used
An approximation of LRU. Measure how intensively a page has been referenced. Those pa.ges
with the least number of references within the last time frame are replaced. This algorit.hm has
a grave possibility of removing a page just moved into memory.
NUR-Not Used Recently
An approximation of LRU with little overhead [Dei tel 83]. Pages are divided into four groups
according to how they were referenced. Pages not referenced at all forms the group to be
replaced first. Pages modified but not referenced form the second group to be replaced. Pages
referenced but not modified forms the third group to be replaced. And then if none of the
previous type of pages are in the virtual memory to be replaced then pages modified and
referenced are selected for replacement.
This scheme ensures that the last group does not contain all the pages by periodically resctting
the referenced bits of all the pages. This ensures that those pages a.ctively referenced remains
in the last two groups and these pages are then selected last for repla.cement.
Unfortunately the writer [Deitel 83] does not compare the performance of the techniques de-
scribed by him. This could be a subject of further investigation.
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FigUJ:e 4.1: A typical lifetime function.
The working set principle
It has been shown by many authors of whom [Denning 72], [De.1ning SO] is the most notable
that it models the memory demand of a running program very well. The principle states that
the working set is the set of pages used during the most recent sample interval. Algorithms for
exercising working set control is given in [Denning SO]. The same author has shown that it is
a policy which performs very well because all the stack algorithms are just special cases of this
policy [Denning SO].
This policy also provide the mechanism to remove from memory all those pages not to be
referenced in the next time interval, thereby creating open page slots for either prediction or a
sudden surge of new pages requested.
The key parameter in the working set algorithm is the inter-reference interval [Gupta 7S]. This
is the time between successive references to the same page. The idea is that pages not referenced
for a time T will not be referenced soon and could therefor be removed from the working set.
In the case where memory is bounded and filled with pages all referenced \\lithin time shorter
than T, this algorithm is exactly the same as the LRU algorithm. It increases performance of
the system in those cases where there are more than one page not referenced \vithin time T.
rJ 'ese pages can then be removed from memory to make space for either the surge or predicted
pages as mentioned before. It is in this last context that it might be of relevance to the TVM
system.
The previous paragraph describes the principle of working sets, but it is in general not easily
implemented. Another way to determine the optimum working set size is through use of the
lifetime fllnction. This f.: r:tion g(x) gives the mean number of references between page faults
when tl ~esident set size i~ x. These functions have been shown to exhibit a knee, fig -1.I.
This knee ,-orresponds to the 'optimum' working set size of the program whose lifetime function
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has been measured. In [Denning SO] he goes on to show that of all the criteria to maintain the
smallest working set size, holding the working set size near to the corresponding knee size is
the most robust.
Recall that the parameter which is a measure of the efficient use of memory is the space-time
product. This measure has also been shown to be within 2 % d its minimum on the knee of
the life-time function. See fig 4.2 for an. example.
The working set policy as well as the next policy called page fault frequency are both so
called local policies. This applies in a multiprogramming environment where the choice is
between managing all the pages at the same time or managing each processes pages as a unit.
The last mentioned option is referred to as local. It has been shown that for a high level of
multiprogramming with small jobs the local policies perform better [Denning 80]. But for king
size jobs the two policies exhibit performance of equal magnitude [Oliver 74:].
Page fault frequency algorithm
The page fault frequency algorithm was introduced by Chu and Opderbeck which was to be an
easily implemented alternative to WS [Denning 80]. It relies only on hardware usage bit.s and
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an interval timer and is invoked only on page faults. This makes this policy easy to implement
on most hardware bases.
For the page fault frequency algorithm the locality set of pages is estimated by observing the
page fault rate. If the fault rate is greater than P, the allocation of pages is increased. If
the fault rate is lower than P the allocation of pages is decreased. The fault rate is indirectly
measured by considering the interfault interval. If this interval is less than 1/P then at the time
of a page fault an extra page is allocated. If this interval is more than 1/P then the allocation
is decreased by paging out all those pages not referenced within this interval.
The above algorithm described in [Gupta 78] also reverts to a LRU in a bounded memory buffer
where all the pages have been alloca.ted. There is still performance to be gained even in a fixed
size buffer with this mechanism as mentioned in the previous section.
The writer [Gupta 78] goes on to investigate the sensitivity of the working set algorithm and
the page fault frequency algorithm and concludes that the working set algorithm maintains
a better representation of the working set over a much wider class of processes executing in
virtual memory.
4.4 Page prediction strategies
4.4.1 Demand prepaging
Prepaging has been the subject of research from the very start of virtual memory systems.
It has however not been widespread implement.ed. This can he attributed to the following
[Trivedi 76]:
1. Difficult to implement.
2. If probability of wrong prediction is high, page faults may increase.
3. It may increase 'page pulls' significantly.
The same authm" then goes on t.o define an optimal demand prepage algorithm which is not
realizable, but. provides an upper bound on performance attainable with demand prepaging
algorithms. This algorithm can shortly be described by:
event? page fault
scan future reference string
fetch the first c pages that will be referenced 1n future
goto event
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It can be clearly seen that for this algorithm to work a complete future reference string must
be available to the page fault handler. This could be obtained by running the program once
and recording its references, but in general this would not be possible.
The same algorithm is proven not to be a stack algorithm. Stack algorithms has the property
that the page fault rate decreases with increasing buffer size. But for this algorithm alone it
can be proved that with increasing c the page fault rate is a non-increasing function.
[Trivedi 76] goes on to investigate two approximations to the optimal algorithm. Two bits of
information are associated with each page. One called the dead bit which indicates that the
page involved can be removed. The other being a prepage bit which indicates that the page
should be made available in the main store as soon as possible. One principle adhered to is
that no predicted pages can be pulled in if there aren't any dead pages around. This prevents
the prepage mechanism to negatively influence the demand mechanism when the prediction
mechanism would make the wrong decision. The algorithm in pseudo code then is:
event ? page fault
remove all' dead pages from memory (Free dead pages)
get page demanded
from list of pages marked as prepaged pull in as many as
there is space
goto event
\¥here this freing mechanism is utilized the prefix F is added to the replacement policy ego
LRU becomes FLRU.
The same author then compares the performance of this algorithm called FDPLRU, with the
optimal algorithm DPMIN and with conventional demand page only replacement algorithms
on the specific problem of n1atrix operations. There are some remarkable improvements over
all the matrix operations. The graph for matrix multiplication is given in fig 4.3. The notation
is as follow:
nl dimension of full matrix
m dimension of sub matrices
r.( c) the number of page faults with c pages available
The page replacement algorithms compared are:
• LRU. Least Recently Used.
• FLRU. Free policy combined with LRU.
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Figure 4.3: The effect of prepaging on ma,trix multiplication.
t\ MIN. Optimal page replacement algori thm as defined by [Denning ','0] and [Belady 66].
• FDPLRU. Free policy, Demand Prepaging, LRU policy.
• DPMIN. Optimal prepaging algorithm as suggested by [Trivedi 76].
It has been shown that given the following assumptions, there is a significant decline in the num-
ber of page faults if a prepaging algorithm is used in a matrix environment. The assumptions
are:
• The programmer must know the memory reference pattern of his program with regard to
dead pages and prepagable pages.
• There must exist a mechanism to represent this information in the program and to transfer
this information timely to the memory manager process.
• The rise in the number of prepage pulls must either overlap other disk operations or not
be significantly higher than the case where no prepaging is done. It will be shown later
for the TVM system that the number of page pulls has a much more profound effect on
the execution time as the number of page faults.
• From the previous point it is clear that the measure for comparison by [Trivedi 76] was
taken as page faults alone. It has been discussed under performance measures why this
cannot be taken as the only measure.
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The above two assumptions can easily be realized in a library environment where the effort to
calculate the parameters are only done once. Further it will be shown that this should be the
method of preference for implementing prepaging on the TVM system.
Another important observation from fig 4.3 is that freing dead pages does not lead to a signifi-
cant decline in the number of page faults. This is contrary to the ,. lthors earlier remarks that
having empty pages to cope with emergencies might improve performance.
4.4.2 Sequential prepaging
Another author investigated the improvements realizable with sequential prefetching. That
is whenever a page is referenced its successor is also pulled in from secondary storage. The
conclusions reached by [Smith 78) are:
1. Sequential prefetching is most effective for small page sizes ie. 32 to 64 bytes as perfor-
mance degrade for bigger page sizes.
2. For such a strategy to work it must be efficiently implemented.
3. A 10% to 25% improvement in the execution speed has been measured.
The above conclusions make one big assumption ie. that the transfer time increases with some
linear function for increasing page size. This is only true of a. cache system where the source
of the pages is the main memory. In a virtual memory system the average cost of transferring
a page from disk to main memory is almost constant up to 1000 words. Refer to hardware
paragraph on page size influences.
The fact that can be deduced from the above is that in general it would not pay to implement
sequential prefetching unless the prefetching disk access time can be overlapped with a.nother
demand paged access time. It will be shown that because of the secondary storage organization
in the TVM this it is indeed possible to overlap disk operations and sequential prefetching thus
becomes a viable alternative to investigate.
4.4.3 Determining optimal buffer sizes.
In designing a virtual memory syst.em wit.h a mult.ilevel memol".)" system it. is import.ant. to be
able to determine t.he amount of memory that must be antilable in each level. [\lat,lsoll 70]
showed that under certain conditions the size of the various le\"(>ls could be plC1yed off <lgains!.
each other with reasonable precision.
The technique he developed takes an address trace and efficiently determines t.he exact number
of references to each level of a c as a function of page size: replacement algorithm, number of
levels and the capacity of each level. The conditions under which this analysis can be done are:
1. The replacement algorithm must induce a single priorit.y list for all the levels.
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Figure 4.4: Obtailling access frequencies from a success function
2. The replacement algorithms must belong to the class of stack algorithms.
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As a graphic example of this technique consider fig 4.4.3 ,,,,,here a success function for a giYen
program is given. From this success function the various buffer capacities can be read off for
certain access frequencies to the various levels.
The notation is:
• F(C) is the success function for the program running in unrestricted memory.
• C1 . "C4 are the buffer capacities at the various levels.
• Fll .. F4 are the relative access frequencies to the corresponding levels of memory.
The implications of this theory are immense. For a given algorithm class which is to run on
a virtual memory machine it can be exactly determined what is the optimum configuration to
minimize the execution time.
4.5 Other methods of improving performance
Of all the improvements that can be implemented to a virtual memory system there is one the
user can make. The user can restructure the program to fit the underlying architecture better.
This would in general require a lot of effort from a programmer who is actually using a virtual
memory machine as a huge linear addressable memory space. [Hatfield 71] however has shown
that improvements in the order of 2 to 1 up to 10 to 1 has been achieved by restructuring a
program.
[Hatfield 71] has suggested three ways to improve the performance of a program running on a
virtual memory machine. These are:
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 4. AIEMORY MANAGEMENT 22
1. Minimize the number of pa.ge faults be constructing a. nearness matrix to determine
reordering of program parts tha.t will reduce page faults.
2. Reordering and duplication of code usage.
3. Optimizing compilers.
From applying the first two principles the following conclusions ""ere reached by him.
1. The method applied favoured bigger size pages because the effect of reordering code and
data means that items referenced together are grouped in the same or adjacent pages.
2. Improvements an order of magnitude has been found.
The measures suggested by the author are in general difficult to apply. Again they could be
implemented in a library where the effort is done once and utilized many times. There are
however other guidelines which should be followed which will lead to a significant improvement
with very little effort. These will be discussed under running programs efficiently in the TVM
system.
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TVM Hardware
The transputer is a very fast microprocessor (10 MIPS) with an onboard scheduler and commu-
nication processors. A basic design aim was one processor per user. Thus no multiuser support
in the form of memory management and protection have been included in the transputer. This
includes a lack of virtual memory supporting hardware.
The TVM project started out in July 1988 to provide the transputer with viable virtual mem-
ory. The design was reported in September 1988 on by one of its inceptors [Bakkes 89]. The
first design was completed in December 1988 by [Pina 89] and debugged in January 1989 by
[Dorgeloh 89] and the author. The improvements in the first prototype was included in design
of prototype 2 and this was again debugged by the author and [Dorgeloh 89]. Design revision
three including more memory was completed and debugged. Through use of revision three a
major design error was discovered; only one active window on virtual memory was available
at any time. By now revision 4 was designed including even more real memory and parity
checking. This design was never realized.
Revision 5 was designed by the author and completely debugged by March 1990. Revision 5
included up to 16 simultaneous active windows on the virtualmcmory, ovcrcoming the main
problem of earlier versions.
In all the designs the system parameters were determined by the available ;i" "l~ology. Never
were there any study to determine the optimum size for any of the system parameters. For
example the main memory is now selectable between 4 rviegabytes and 8 Megabytes. This
technology is currently very cheap. In the earlier designs only 2 Megabytes were available.
Regardless of the fact that no in depth study was made to determine optimum parameters, a
viable system was realized. The question were however, how 'good' is the system?
This chapter goes on to describe the basic architecture. The optimal parameters for TVi\I
will then be determined. The performance implications of the TVM architecture will then be
compared to other syst.ems. The final deta.ils of the hardware can be found in appendix A.
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5.1 Basic architecture mechanisms
The TVM system consists of three distinct subsystems viz.
1. Two transputers each with its private memory and a method to stop the one transputer
in the address phase of an instruction.
2. A system memory hierarchy as seen from thl' one transputer.
3. An address translation unit for the one transputer to address more than its physical
memory.
The first two subsystems contain some unique fea.tures not found in other virtual memory
ma.chines. The last subsystem is just an implementation of a mechanism inherently found in
all virtual memory systems. Each of these will now be described in more detail.
The following notation will be used in t.he rest of the report.
main transputer Also called the user transputer is the processor the virtual memory is sup-
plied for. Abbreviated: XU.
memory manage unit The second transputer on the TVM system. Also called the controller.
Abbreviated: XC.
main memory The physical memory associated with the XU.
cache The window in the XU memory space available to point to virtual memory. It does not
include the main memory.
active cache The section of the cache available to point simultaneously into virtual memory.
non-active cache The part of the cache not allocated to the active cache.
window The memory managed by the XC not visible to XU, but faster than the disk.
secondary memory Also referred to as disk memory.
5.1.1 Two processor system
The transputer not having any virtual memory support in hardware such as a restartabIe
instruction, must be immediately stopped and isolated from its memory on detection of a page
fault. The only way to achieve this with a transputer is to put it. in wait. This leaves no
processing power available to process the page fault. Another processor is thus needed.
This second processor chosen was also a transputer. This facilitated easier common access to
the same memory and provided a fast processor to handle the page faults in the shortest time.
Using a second processor also meant that memory management could carryon while the main
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Figure 5.1: Simplified memory hierarchy diagram.
processor was not generating a page fault! This provides for the first level of parallelism in the
system which is not found in other systems.
The other significant advantage of the second processor is that a mechanism have been pro-
vided to implement a multiprogramming environment on the transputer supporting memory
protection! This can be done because the operating system ,vould then reside over the two
processors with the second transputer implementing amongst other operations the memory
protection function.
5.1.2 11er.nory hierarchy
The two processor model also brought with it its share of problems. Allowing common access
to dynamic memory can be done, but the circuitry becomes complex. This last problem is
manifested in the hand back cycle where a valid RAS cycle must be reconstructed by the XC.
One solution for tb ., .t-~i:oblem was to use static ram for the shared memory. This again implied
for the same PCB spz:ce less memory could be accommodated. This last decision lead to another
deviation from conventional architectures.
To provide the main transputer with 1 Ivlegabyte or more of static RAr.T ,vas at the time of
the project definition too expensive, component wise and PCB space wise. So it was decided
to create a much smaller window onto the virtual address space viz. 2%kbyte. This smaller
window will henceforth be called the cache. The rest of the memory which would normally be
found on a processor ie. 1 Megabyte to 8 Megabyte, would still be provided to the main trans-
puter but without any ability to swap pages into and out from this memory. The performance
implications of this design decision will be dealt with in section .5.4.
The XC processor doing the memory management also needed some memory of its own to run
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the memory management software. But primarily it needed memory to kecp thc page tables
in. The size of the controller memory is primarily determined by the page size, because this
in turn determines how many pages will fit into the virtual memory space provided. The first
versions had 2 Megabyte of memory which would not provide for all the spacc needed when 1
kbyte pages were used in a 2 Gigabyte virtual memory, but if the need arose the page table
itself could be kept on disk and only the current section in use could be kept in the XC's main
memory. Fig 5.1 iUustrates the full memory hierarchy.
The page size is also determined by the transfer speed of thc different p;:>,ge sizes from disk. The
page size also depend on management parameters. For instance is the program restructured to
localize execution? If so, larger pages will give better performance. The optimal page size is
thus not a cut and dry case.
The main determiner of page size Came from quite a different source. Hardware considerations
have played the major role from the start in determining the page size. In the early hardware
versions the page size went from 1khyte to 256kbyte. \Vhere the uppcr limit is just due to
the size of the cache. This smallest page size fitted just into the width of the comparitors and
registers used which made it a handy size. These page sizes were to be more or less compatible
with existing virtual memory systems where a page size from 512 bytes to 16kbytes have been
reported.
During the redesign of the address translation mechanism the minimum page size was ch l.nged
to 16kbyte. This again was due to hardware considerations as it saved enough PCB space so
~hat f'1ur of these mechanism could fit on the same PCB piggyback. The effect of this page size
change will be discussed in the section on optimal paramete1's for the TV:r..1 system.
5.1.3 Hardware in support of TVM
The hardware needed to support virtual memory on the ma.in transputer consists of a stopping
mechanism which has to cut of the XU control signals to main memory before they take effect
and it must put the XU in W<Lit.. The first action is the most important and implies that a
decision on page fault must be taken in the first section of the address phase.
A hand back mechanism must also exist which allow the XC to hand control of th(; main
memory and the cache back to tbe XU. This mechanism in the case of dynamic memory must
reconstruct a valid RAS cycle before handing back. In general this is difficult and therefor
a static ram sharable cache was designed. The address from the XU processor have to be
redirected in the active cache to the correct corresponding address. This mechanism is done
with bitforcing the corresponding cache page address.
The address translation mechanism to force a XU address onto a page in the cache is the most
important parameter in any virtual memory system. In the first three versions of the hardware
there were only one such mechanism or also called an active cache page. This meant that a
program runn:.ng in virtual memory with its code in one location and just one data structure
at another location would incur a page fault cost for every instruction fetched and C\'cry data
item referenced. This page fault cost was to be small if the page to be referenced would be in
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the rest of the cache. It was possible to bring this page fault handling time down to lOps. But
this just constituted a 1/10,1,8 = 100kHz computer! This is clearly not a step forward.
The author then redesigned the mapping mechanism to incorporate up to 16 active cache pages.
This meant that 16 disjoint areas in the virtual memory space could be addressed at the same
time. This is also in line with existing architectures [Hyde 88] which describes Motorola devices
supporting from 16 to 64 active cache pages simultaneously. The question arises is 16 enough?
This will be answered in the next section when the optimal amount of active cache pages will
be predicted for the TVM system.
The mapping mechanism described above is exactly equivalent to the mechanism described by
[Deitel 83]. Thus it will be of interest to determine whether the 90 % performance marked
could be reached.
Various other subsystems exist, but the above are the only relevant to a performance analysis
of the TVM system.
5.2 TVM system architecture
The complete TVl"! system architecture for one active register set is given in fig 5.2. The parts
in green a.re duplicated for each active register set. The detailed schematic diagrams, PAL
device listings and register legends can be found in appendix A.
The system parameters for the various buffers are:
active cache up to 16 pages in 4 page increments.
window up to 8 Megabyte in 4 Megabyte increments.
page size from; C ~!:,yte to 256 kbyte.
5.3 Optimal parameters for TVM
This section will evaluate the effectiveness of the various memory hierarchy levels and the page
size. An optimum will be determined in every case.
To evaluate a virtual memory system the various workloads to be run on it must be investigated.
In the case of the TVM the fact that virtual memory starts only after the main memory of
the XU transputer implies that a very small subset of applications need to be considered in
evaluating the performance of the TVM. For instance all compilations, editing and programs
with small memory requirements will run in the main memory without ever using the virtual
memory. This means that NO performance penalty is paid using the virtual memory system
for smaller problems.
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Figure .5.2: Block diagram of TV?.,r system.
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From the previous paragraph it is clear that the only application progra.ms of interest are those
with memory requirements greater than the available main memory. In this c.ategory are only
a few applications. One being the manipulation of large matrices and the other a large data
base. So it is necessary to evaluate the TYM system only for these problem classes.
The benchmarks chosen will be run in virtual memory alone. This means that no section of
the program will run in the real memory provided with the XU. This imply that the virtual
memory alone is evaluated and no second order effects due to the real memory need to be
considered.
Notice that nowhere was there any reference to multiuser applications as this does not make
sense in a transputer environment with one processor per user. Even though the conventional
virtual memory systems were implemented for better CPU and system utilization in a multi-
programming environment, the TVM implementation of virtual memory again tries to provide
a large address space as intended by virtual memory in the first place.
5.3.1 The benchmarks
The two benchmarks ran to evaluate the TVM system are the following programs for which
the memory requirements can easily be adjusted to evaluate certain parameters.
A=A*A-1
B = l/max(B) * B
The matrix benchmark.
The first benchmark generates the matrix A with random numbers, inverts the matrix and
then multiplies it with itself. This results in the identity matrix as answer. This program will
be referred to as MATRIX. For the dimension of A given as N the memory requirement is the
relation 56 * N2 for the algorithm with parameters passed by value and 40 * N 2 for parameters
passed by reference.
Of particular interest is the memory map produced when running this benchmark. The memory
reference map gives an indication of the loca.lity of the program, which in turn prm'ides the user
with feedback on whether to reJtructure his program and on the optimum number of active
cache pages to usc.
The memory map for the basic matrix algorithm with pass by value parameters is given in
fig 5.3. \\fhen comparing this with the memory ma.p for the pass by reference, it is clear that
the pass by value impEes a copying of t.he data structures before it is used inside a procedure.
From the memory map one could deduce that. the working set size of the mat rix inversion
is cleven pages. This however corresponds to the complete data struct.ure accessed during
the inversion operation. The time interval resolution is t.o course t.o make a clca r distinction of
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Figure 5.3: The memory map for matlOO with VAL parameters and VAR parameters.
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exactly how many pages are required. It will be shown that only a fraction of the oata &tructure
size need be accessed simultaneously for efficient execution in the TVl\-! system.
The courseness of the memory reference map stems from the sampled nature of the memory
map. There are from eight upwards pages sampled at the same instant depending on the
sampling interval. These eight pages correspond to the eight active cache pages. Because
the implemented algorithm does not yet detect all the pages' status on each page fault, the
information as to which pages were not accessed during a specific interval are not yet available.
Under close examination it is clear that there are eight or more samples in a.ny one column.
This gives rise to not being able to deduce the efficient working set size from the memory map.
The information contained in the memory map is of interest though as it shows clearly the
locality of the program execution versus time.
The question now arise how would the memory map develope if more data structures were to be
accessed simultaneously. The matrix benchmark was expanded so that during the multiplication
phase more and more data structures were accessed simultaneously. The memory reference
maps for increasing number of data structures can be found in fig 5.4. From the results given
it is clear that for each additional data structure and additional active cache page would result
in a performance improvement.
The second memory reference map of the two uses enough simultaneous active cache pages
to make the pattern clearly visible despite the resolution courseness. The memory reference
pattern of the B matrix is now also clearly visible.
Normalising benchmark.
The second benchmark generates a vector of random numbers, scans the whole vector to de-
termine the maximum value and then divide the vector with the maximum. This program will
be referred to as NORAl. The memory requirements for the program is 8 * AI where Ivl is the
':1imension of the vector operated on.
The memory reference map for the NORl\l benchma.rk is given in fig 5.5. It is quite like one
would expect given the resolution problem. Clearly the data structure is scanned three times
during the execution of the program.
Default TVM system parameters.
The memory manat;ement software running in a.ll the benchmarkf under the hardware chapter
uses a FIFO page repiacement algorithm on all three memory levels. Further demand paging
is utilized. If nothing else about the size of any of the variables is said assume the folJowiIlg.
1. The active cache size is 8.
2. The non active cache size is S.
3. The \vindow size is 128.
Stellenbosch University http://scholar.sun.ac.za
CHA.PTER 5. TVM HARD\\r.-lRE 33
Memory map for matrix operations on matrices of ~irnension 100
Four matrices Clddressed Simultaneously in multiyllCOllOO
750 -.--------:...:..:.:..~::.:.-:..:.:..--=..:~~------=-----=---------,
740 Motrlx inverSion
~ 735
'.)
c
..
:v 73C
~
....._ - --_._ _ _._ _ .
• 0 ••_._ •• __•••• _ .._, -.- _._ .
..........._ - _ _._ - _ .
17:: :::::::;:::::::::::::::'::::'::':::~: :::'::,:,:::::'::: Mutri:- operotl(l(l X (A - C) • B
~ 125
""E
E 720
..
'"oCl, 715
MoUn' X
Motrb, C
Motrill 8
710
Matrix A
Page ccntomlO'J code
• ._ ._•• _ _.__ u • _._ • ••••••• _ ••_._._- ._-_ -- .
705
Time in 100"s units
Memory map for matrix operations on matrices of dimension 100
Multiplication reters to 7 matric~s simultaneouSly
737 -,---------..::=.::::-:..::.:..:-.-...:....:...::..-:.---.:-.------=--------1
::=--==-=:=:=..-=::=:~otrnl lnv(l'fSlon B
7J2 ,--•••••-----.---
1------------,
I Only the 'Irst 27 s~conds I
l-.:~~~~~~ .'='~~~:..._J
Motrlx X
-------------------------1
l.Aotri::l. operotiOl'l x (.-. - C + 0 - E + f) • 8
----_._------
zeooa19600
I
I{jdOO1"'000
, I
11:100
, I
8~OO
I '
~600
uotrl:c A
Motri't C
Matrix 6
Uotrlx E
Motrul 0
Matrix F
I
2800
72e
"0 723
<II
u
C
<II
:v 71eT~
~
<II :~:LI ,,;:,E::>C..0-0
Cl, 7C~
699
:::r
0
Time in 1oo,,~ unJls
Figure .5.4: ~Temory maps for mcreasmg number of simultaneous accessed data structures.
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 5. TV',\! I-IARD\VARE
Memory mop NORMIM
Tirol e rt'!>ol u ti(\n 100lJ:i
750.0
7~0
720.0
v 70~0
"v
t;
,~ 800.0 ,.
'v ,
.
!
\::' S7~0 i
"E
:;) 860.0
l!
;;n
(f 84~0
830.0 8
~
81!1.0 1-'
,
.
,!;
,
,
!
i~ .. .
800.0 +.,.....,~-t-o'-r"--,--f-,-,.......-+,-r-.,.....,-+,-r-..--r+r-r-r-f-,--,--rlf-r....-.-j--r-r-r-r-.-.---r-!
220 2:lO.7 470.~ 7oe.l 0~.8 11~.5 1304.2 16220 1&51.6 2060.3 2:lOO.0
iim" in I OOIJS units
Figure ,).5: 0.Iemory map for the NOR:"'! benchmark.
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 5. TVM HARDWARE
4. The benchmark program is run in virtual memory mapped at 20 Megabyte.
5.3.2 The measure for comparison
The measure for comparison used in all the hardware evaluations is primarily the execution
time. This deviates from the specific measures such as number of page faults, number of
page pulls and the success function described in section 4.2. This is because the execution
time incorporates all the individual measures and with the correct weight function. The other
measures would then just be used where execution time does not provided any information
w.r.t. a.n improvement or deterioration of performance.
5.3.3 The active cache size
This is one of the two single most important parameters in any virtual memory system. In
section 3.2.3 it was already reported the lessons learnt from using only one active cache pa.ge.
The question now is what is the optimum size for the active cache?
The answer is, it depends on the workload being run in the following way. Take for instance
the database search program. If run completely in virtual memory ie. code and data, the
number of simultaneous accessed sections in the virtual address space depends on which phase
the program is in. During the initialization phase there is the code (which may be fragmented
over two pages) and one data structure. This implies at most three active ca.che pages will be
enough at any given time to address any place in the initial matrix. During the scanning phase
it is only the code and one data structure again only two pages are needed. The sa111e applies
for the normalising phase. So it would be reasonable to expect that two or at most three active
cache pages would give the same performance benefit as four or more pages would give.
The above argument rests on the assumption that the application program does not reference
one data item per page before jumping to another page. In the latter case the minimum number
of active cache pages giving acceptable performance would be far greater. It will be shown in
section 6.·5 that for the application classes the TVM needs to be evaluated, the data can be
restructured in most cases to localize accesses. In the latter case the argument in the previous
paragraph is valid.
Executing benchmark normalise
The normalise benchmark was discussed in section 5.3.1 and from the memory reference map
there and the knowledge about the problem behaviour it is expected that the NORl\1 benchmark
will not run significantly faster in three or more active cache pages than in two active cache
pages. Considering fig 5.6 it is clearly seen that increasing the number of active cache pages
above two has no significant effect on the execution time. Also shown on the graph are the
number of references to the non-active cache, window and disk for each active cache size.
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Figure ·5.6: Norm program: execution time against increasing active cache size.
From the figure- can be seen that as the active cache was made smaller, more and more
references to the fill:1 active cache were made. At two active cache pages the number of active
cache references increased substantially, but the execution time stayed constant. The number
of disk accesses or page pulls decreased by one though. This supports the authors' argument
that the number of page pulls alone is not a significant measure on its own.
Another interesting observation is that the number of page pulls decrease with decreasing active
cache size. This is a by product of the FIFO replacement algorithm used which fares better
with a smaller active cache.
The matrix benchmark.
Considering the matrix application, there is also an optimal number of active cache pages, but
it is more difficult to predict. The first phase consists of generating the matrix. This is similar
to the database search problem so two pages should ensure optimum performance. The second
phase consists of gaussian elimination to determine the inverse of c., matrix. In this phase two
rows of the matrix are accessed simultaneously in addi tion to the code. This leads to at least
three pages being referenced simultaneous.
The last phase consists of a matrix multiplication where three data structures and the code is
referenced at anyone time. This implies at least four active cache pages for optimum results.
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The measured results are given in fig 5.7. From the graph it is clear that the minimum number
of active cache pages required for optimal performance is five. Considering t1,e memory map
the it cannot clearly be seen why five is the optimum number. Instead lOOKIng at the first
section of the memory map it seems that 11 pages \vould be optimum. This phenomena has
been explained in section 5.3.1 f\.S due to the sampled nature of the memory map.
From 5.7 it is observf,d that the number of page pulls is again a decreasing function and that
the number of nn!: dctive cache references again dominate. The nurriber of window references
reaches a local minimum at five active cache pages. This could be attributed to the FIFO
replacement algorithm running on the active cache which would reach its optimum operating
point at five active cache pages. Thus less wrong decisions would force pages out to the window.
The TVIvI system as available at the time of the measurements had eight active cache pages
to use. Another relevant question is how many simultaneous active data structures can be
efficiently run with eight active cache pages? The number of data structures in the matrix
multiplication phase were increased and the execution time and other par<uneters measured for
this increase. The results are shown in fig 5.S. From the matrix multiplication phase it can
clearly be seen the number of pages required to execute the operation efficiently.
From .5.8 it can be observed that the increase from three to four simultaneously accessed data
structures in the multiplication phase has no detrimental effect on the execution time. This
gIVes the clue that the inverse operation accesses four structures simultaneously. From four
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Figure 5.9: Executio. times for matrices of different dimens'ions against active cache size.
';;\,'ldures onwards it is clear that the multiplication phase dominates the execution time.
On~ result of particular importance is that it does not matter what the dimension of the matrix
vr 'j-ector is, it is the number of simultaneously accessed data structures which determine the
optimum active cache size. See fig 5.9 for a comparison between the execution time for matrix
disensions N = 100, ... 400.
5.~.4 The non-active cache size
The r,on-active cache refers to the cache not directly pointed to by the address translation
mechanism, but the access time to it is still faster than the window because it only takes the
overhtad of updating the t,ables and moving the address translation pointers to address into
~his memory level. The total cost can be as low as 20fLS but is normally in the region of 60j.Ls
to SO,LS. This high value depends on how much data is collected for each page fault.
It was decided to manage this as a separate memory level because in general the number of
~;multaneous active cache pages could be less than the available amount of so called cache
pages,
The non-active cache could be or not be a first order influence on the performance of the virtual
mem-~jry system. Ko where in literature has a similar structure been reported on. Although it
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Figure 5.10: The improvement over one NAC in execution time for bigger NAC's.
corresponds exactly to the not directly addressable memory in conventional systems, its size is
so small the results partaining to the conventional architectures does not apply.
The non-active cache will further be referred to as the NAC. Two experiments were done
to determine what the influence on performance is of the NAC. In the current architecture
with a maximum of eight active cache pages a maxinum of 8 NAC pages are available. The
first experiment took the active cache size as eight which is more than ample for the efficient
execution of the two benchmark programs. In .5.10 it can clearly be seen that when the active
cache size is big enough for efficient execution of the application the effect of the NAC is .
disappointing. The improvement for bigger data structures gets lower and lower!
From the previous graph it is clear that the active cache plays a much more dominant role
than the NAC. This can also be explained as the NAC is to small to have a significant impact
on the NAC hit ratio. The NAC should however play an important role in the case where the
active cache is too small to hold the current working set. This means that for every page fault
all the table updating as well as a page move must be made to esta.blish addressability on the
requested page.
The experiment conducted did include a set of five ac pages and the matrix benchmark. Recall
that this is the optimum set before performance degradation sets in. The number of NAC pages
were v ried from a to 11. The results are shown in fig 5.11.
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The results are of some significance. The first improvement from 74 to 50 seconds stem from
FIFO replacement algorithm used. The code pages are swapped out regardless when it has its
turn at the front of the queue. This leads to the degradation in performance when this page is
swapped into the window instead of the NAC.
The next ten seconds which represent 12 % of the possible execution time represents the degra- .
dation due to the window memory not being addressable by the XU. This number could be
inflated due to the FIFO algorithm. This implies for each page access to the window the page
must be moved to the active cache before execution can continue. This issue will be further
investigated in section 5.4.
5.3.5 The window size
The window in the TVM system corresponds to the main memory in conventional virtual
memory architectures. In those architectures the whole of the main memory can be occupied
by pages. The active set of these is then again between 16 to 64 of the window pages. It is
however deduced from some literature that all the pages in main memory could also be active
in some architectures. This would normally only be found in mainframe computers where a
multiuser environment exist in which each users' working set would be in main memory at the
same time.
In principle the window is just a disk buffer and a keeper of the working set defined over a longer
period of time. This working set corresponds to the measured working set in section 5.:3.1. For
smaller problems this window would be large enough to hold all the data items saving on disk
access times except for the initial loading of the program into the window area. For programs
with data structures much larger than the window the nt~~ effect of the window won't be
significant because the window wouldn't be large enough to hold any working set ie. none of
the pages in the window would reside in the active cache more than once except the code pages.
This effect can clearly be seen in fig 5.12 where the matl50 probram does not execute faster
when more than 32 pages are allocated to it. The data requirements for the mat150 program
is 1.26 Mbyte which corresponds to 77 pages.
The previous analysis is for medium sized jobs. For king size jobs completely flushing the
window with every data structure, the effect of the window should not be significant. Rather
the memory management strategy exploiting the parallelism in the disk interfaces will provide
performance improvements. The last mentioned aspect as one which should be imestigated.
5.3.6 Page size
In the introducC -11 of this chapter it was explained' that the latest page sizes were due to
implementatior 'J'," "T.. The question arises is the page size the optimal page size? If not what
is the optimal page f' ,. It was clear from section 3.3 that there a.re many factors det.ermining
the efficiency of the page size selected. Two sets of measurements on the TVM system will give
an indication of the relevance of the arguments in 3.3.
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Execution times for matrix sizes over varying window size.
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The first set of measurements were taken on hardware revision 3. On this revision only one
set of active cache page registers was implemented, but the page size was variable from lkbyte
to 256kbyte. Comprehensive replacement algorithms were implemented on the cache and the
window. The data structures were simple linear structures which had to be searched for an
entry. On this hardware and software combination measurements w.r.t. the time it takes to
handle a page fault were made. The results are given in 5.13.
From this figure it is clear that the taking the overhead into consideration the optimum page
size is 4 kbyte. It is also clear that any page size from lk to 16k would not result in any
significant perform~.nce degradation due to window access time. The times measured did not
include disk access time. But from 3.3 it was clear that if disk access times were taken into
account, better performance would also be obtained from larger page sizes.
Looking at the problem from an application point of view, the matrix benchmark was run on
a 16 kbyte and 32 kbyte page size. From table 5.14 it is clear that the larger page size perform
better when a smaller than optimum number of active cache pages are allocated. This can only
be ascribed to the highly localized and linear nature of the matrix data structures which means.
that less overhead is spent on doing operations on the same amount of data. When more than
the minimum number of pages required for efficient performance are allocated th.ere is still a
decrease in the execution time. This also points to the use of larger pages for the matrix type
algorithm class.
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16k 32k
matlOO (ac.p = 4) 690 501
. matlOO (ac.p = 8) 39 38.2
Figure 5.14: The effect on execution time when the page size is variable.
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These results should be even more applicable for king size jobs, where disk accesses has to be
made for every page fault. The seek time and rotation latency constitutes the overhead. This
overhead will only have to be done once hr a particular disk access.
5.4 Performance implications of TVM architecture
The active cache and window approximates structure in [Deitel 83], very well which should give
up to 90 % of the performance a.ttainable. The only significant disadvantage of the TVM
architecture is the extra block move time incurred for each page fault where the page is in the
window.
For the two application programs it can be calculated what the percentage of time is which is
wasted due to this architectural feature.
Ts = ((ltVr * 1.5 * k1)/ Ex) * 100
Where
T. is the percentage of wasted time.
Wr is the number of references to the window.
1.5 represents every page moved in, but only half of those moved out as a result of a wl'ite
reference.
M is the time for a page to moved in one direction.
Ex is the total execution time for the program.
Fig 5.15 gives the relation of % time wasted vs dimension size for the matrix benchmark. Recall
that all these measurements were made with the FIFO page replacement strategy, This means
that. the performance degradation might be exaggerated as a result of this simple memory
management policy.
The results are of great importance. It indicates that the loss in execution time is never larger
than 15incurred for programs with data structures in the range as indicated. This implies that
efforts to increase the TVMs' performa.nce by providing more cache space would not have a
significant effect on the performa.nce.
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Another fact which is reinforced by this :figure is that the window playa very insignificant role
in the execution of king size j:0'lbs;.. 'Fhis is clear from the small performance loss incurred for
the matrix of dimension 4!(!}Q)•.
5.5 Detail HW design
'Fhe detaiiIed! schematics can be found! in appendix A. In appendix B aU the relevant registers
and their meanings: can be found!. Appendiix G provide aU the pal equations and a typical user
nard!wa!e configmatioJil! with user documentation is provided! in appendix D.
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TVM Software
The memory management software is just as important as the hardware. This chapter describes
the memory management from the program specification right through to the evaluation of its
performa.nce. Many of the possible ma.nagement strategies have been described in chapter 4
and will not be discussed again.
6.1 Program specification
The program specification could be done in two ways. The one is functional description in words
and the minimal of exact mathematical relations. The other way would be to describe the whole
system in as precise form as possible through the rigorous use of some form of mathematical
theory of specification. The author choose the first method as his knowledge of the second
method is not well enough developed to apply it on such a large program.
On the highest abstraction level the memory management softwa.re must:
1. Run on the XC such that its existence is transparent to the user of the XU tra.nsputer.
2. Every page addressed by the XU not currently visible to the XU, the XC must make this
page available in the XU's address space.
3. The data integrity of every page to be replaced in the XU's address space must at all
times be maintained by the XC.
4. All the memory management actions must be executed by the XC in the short.est time
possible as to impose the minimum of overhead on the XU.
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The program was designed in a top-down fashion and implemented in a bottom up way. The
design process sets off with a process interaction diagram. This diagram indicates clearly the
processes and the communication channels between them. This stage is followed by a modular
decomposition of all the data structures and the operations defined on them. One or more of
these modules may be identified in each process.
6.2.1 Process harness
The process harness describes the parallel processes and the communication channels between
them. The fig 6.1 is a representation of the process harness as it exists at the time of writing.
It is considered to add two more processes, one doing just roll back of dirty pages and the other
rolling in of predicted pages. This will immediate complicate the mutual exclusion needed on
the data structures.
6.2.2 Modular construction
The module is a data structure hidden from the users with access to it through operations
provided on it. The concept of modular program construction stems from the old principle of
divide and conquer. Programs constructed without modular decomposition would become so
complex that writing it any other way would make the maintenance of it impossible.
Modules also tend to build on each other ie. the one module provide the lowest form of access
to a data structure while the following module the builds on the first by defining its operations
only in terms of the lower modules' operations and not directly on the data structure. The
module hierarchy is given in fig 6.2.
The individual operations and parameters for each operation can be found in the source code
of the program. Program available on request.
6.2.3 Data structures
The efficient mana.gement of an entity relies on information. The informa.tion \V.r.t. t.he sta.tus
of the pages are stored in various tables to enable efficient mana.gement of the TVl\l's virtua.l
memory.
There are four basic ta.bles in TVM, each corresponding to a memory level.
hit table A table containing an entry for each page in the 2 Giga.byte memory space.
window table A table containing an entry for ea.ch page in the window.
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Controller tro.nsputer
User tro.nsputer
Pc.ge "tc.loles
Figure 6.1: Process diagram for TV~l.
o Low prl process
OHI9h prl process
c==JDo.to. structure
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Figure 6.2: rvlodule hierarchy for TVM.
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cache table Contains an entry for each entry in ~.he cache.
active cache table A subset of the cache table.
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Two additional tables are for monitoring purposes only, ie. the trace table and the memory
map table. These tables contain information entered during the running of a program and can
be extracted by the post mortem monitor function.
Returning to the tables necessary for virtual memory management. The hit table has an entry
for every Pb6e in the virtual memory of 2 Gigabyte. With a smallest page size of 16 kbyte this
implies a table size of 131072 multiplied by the number of bytes per entry. This table size is
small compared to the table size of 2 Megabyte which would result from 1 kbyte page size. The
advantage of larger page sizes are immediately evident. The information kept for each entry in
the hit table is.
I block no. I dirty bit I reference bit I in cache bit I in window bit I
\iVhere the block number corresponds to the index in the cache of window tables where the
page can be found. The four bits are used in the management of the virtual memory.
The hit table is the basic information unit. It would be possible to achieve memory management
only with the hit table. But because it contains information on three different substructures, it
would be very inefficient to use the hit table for searshing in the three mentioned sub structures.
The hit table does have one main advantage; the basic index into the hit table is the page
number which is a direct lookup method available in any section of the event handler.
Because of the inefficiency which would result if the hit table was used for all the management
functions of the substructures like for instance the searching for a page to replace, a separate
table for each substructure was created. Because these tables are much smaller they are much
more efficiently accessed. Each of the structure tables must however have a pointer back to the
hit table because it is the only structure with all the relevant detail for those procedures who
need it. Each of the three structure tables will now be discussed.
The window table are kept up to date to allow the efficient determination of a page to replace.
Thus the only information kept in each window table entry is the page number found at the
corresponding window index.
The cache table again are kept up to date for the efficient determination of the next cache page
to replace. Becam,e pages are moved between the window and the cache, the cache table must
contain besides the page number also a pointer to the corresponding window page where the
page resides in the window. For each cache table entry then two data items are stored.
page number window block number
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HIT TABLE
~ POINTER TO HARDIJARE REGISTER SET
Page nUMber -
ACTIVE CACHE TABLE CACHE TABLE IJINDOIJ TABLE
I I
-
Figure 6.3: The inter relationship between the tables.
The active cache table is a subset of the cache table. According to the same principles as
explained in the previous paragraph, each active cache table entry has the corresponding page
number found at the active cache index location and a pointer back to the location in cache
where the page can be found.
I page number I cache block number I hardware register set pointer I
If one considers all the tables the inter relationship between the tables is depicted in fig6.3.
6.2.4 Program flow
The program flo,\! consists of three main phases:
Initialization of operating parameters.
Memory management.
Post mortem investigation of TVM status.
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event ? dummy
page.number := f( XU.address.register )
get active cache page to replace
if dirty active cache page
update hit table
if page number in cache
get. cache. index
else
get cache page to replace
if dirt; cache page
rollout to vindov
if page in window
move page from window to cache
if page on disk
get window page to replace
if dirty window page
rollout to disk
move page disk to window to cache
set active cache pointers
hand back to XU
Figure 6.4: Main algorithm on MMU.
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The first and last phases are user controlled from the XU transputer. Under normal operating
circumstances the user would not need to alter the default operating parameters or do an
investigation of hl." n,,~ TVl\1 beh,wed, but it is useful tools in optimizing the TV!v! for a
specific prognv:::;
The memory m,\,,"z"":l:,' ';',',,;115 are initiated by the event handler, and the event ha.ndler
is triggered by <C,' :';;:'~" ,'tC':;:':: event handler is the heart of the XC and the main a.lgorithm
is given in fig 6.4.
6.3 Program evaluation
The program was evaluated in two ways. The first is th~ determine the execution time of the
time critical sections. The second evaluation compares two replacement strategies with each
other to determine the better strategy.
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The execution times for the event handler were of utmost importance up to revision 3 of the
hardware because of only one active page. This active page had to be swapped between code
and data for each single reference and the page fault handling time was of the essence. In version
4 and 5 of the hardware up to 16 active cache pages are allowed simultaneously. Thus the need
for an ultra fast page fault handler does not exist any more. Regardless of the last fact the
page fault handler must still be executed efficiently to ensure acceptable levels of performance.
The time for transferring pages betwef'rJ. the different memory levels are given in the following
table.
Cache to cache
Cache to window to cache
Window to cache
Disk to window to cache
Window to disk to window to cache
Time in micro seconds
65
4523
2335
78584
137268
Overhead
65
427
287
From the second and third entry the overhead in handling a page fault can be determined. The
block move instruction used to move the data has an execution time of 8 *50ns +2*w where w
is the number of words to transfer. The overhead is measured in micro seconds and constitutes
10 % of the time to handle a page fault. This figure is inflated by all the data collection and
processing which included in the time measured.
The overhead for the cache to cache move could be as low as 10 micro sec. The overhead is the
only action taking place in a cache to cache move. The figure again includes most of the data
collection time as well.
6.3.2 Replacement algorithms
Only two replacement algorithms were implemented for evaluation. It is expected that the more
sophisticated algorithms won't perform much better because the TVM system was designed
w'ith king size jobs in mind.
The FIFO and the Random replacement algorithm will be compared. The FIFO algorithm is
the worst case, since it is not a stack algorithm with the useful property that the number of
page faults decrease with increasing the buffer size. \Vhile the random replacement algorithm,
assuming nothing about the executing process, should not fare much better than the FIFO,
but at least performance should improve with larger buffers because for a particular rUll the
random replacement algorithm can be modeled as a stack algorithm, The results from running
the same program on both replacement algorithms are shown in table 6.5 and table 6.6.
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Number of window pages Execution time
random fifo
16 582 601
32 158 160
64 147 147
96 149 145
128 146 145
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Figure 6.5: The execution time for matrix 150 under FIFO and RANDOM replacement algo-
rithms.
Number of window pages Execution time
random fifo
16 2412 2455
32 1037 1436
64 399 392
96 396 383
128 387 376
Figure 6.6: The execution time for matrix 200 under FIFO and RANDOM replacement algo-
rithms.
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The small window size simulates the effect of a king size job. The random replacement algorithm
performs better for the smaller window sizes. This could be due to the random replacement
algorithm making less bad judgements by not replacing the code often.
The larger window size should lower the probability of both algorithms to make a bad judge-
ment. It is interesting to note that with bigger window size it is the random replacement
algorithm performing worse. This could be due to the fact that with the bigger window size
the fifo algorithm takes longer to replace a page on average than the random algorithm. This
is because of the more page space the FIFO algorithm takes longer to get to the same page to
replace.
6.4 Future development
The TVM software is not at its optimum. The existing XC program will perform adequately
in all circumstances, but the question is could the TVM system perform better? There are
three aspects not yet implemented on the TVM system, two of which is described in chapter
4. These are the near optimal stack replacement algorithms and prediction algorithms. The
third aspect concurs the organization of the pages on the disk subsystem. All three of these
improvements will investigated in future fourth year projects.
6.4.1 Stack algorithms
The near optimal stack replacement algorithms is expected to perform better on the smaller
programs, but not significantly better on the larger programs. This fact has been introduced
earlier in connection with the % of time wasted because of the window architecture (see section
5.4). There it was shown that for king size jobs the number of window references were so low
that there were no more than 2% degradation due to window references. This implies that it
does not matter how well the window will be managed, no significant performance increase will
be seen because very few pages accessed will be in the window.
6.4.2 Prediction
The prediction algorithms is another way to improve the performance of any virtual memory
system. For the TVM system this option is of particular relevance as the memory management
is done by a different processor from the one running the main program. The prediction
operation can therefor he done in parallel with the execution of the user program. Further
there are three separate channels to disk ,...hich can also run in parallel.
Two paradigms were discussed in chapter 4.4 of which both could be applied in the TVlVI
environment. The first is the sequential prefetch algorithm. This stated that on every page
fault also fetch the following page. In the virtual memory with its disks organist as three way
memory this could be accomplished by fetching the next two pages from the other disks at the
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same time. Such a prefetching action ,vould consume on average no extra time in handling a
page fault. This assumes of course that there is space in the window for three new pa.ges.
A more realistic algorithm would search the window for a page to replace on the disk furthest
from the disk with the requested page. Thus the page to be swapped back can be done
concurrently with the page requested being swapped in and its successor also being swapped
in. This would be applicable if another page does not have to be swapped out to accommodate
the successor page.
The second paradigm would hold even a bigger promise of performance increase as it uses
advance information given by the user program itself. Without considering the user program
lets assume the XC program would receive from time to time information on blocks of dead
pages and blocks of pages which would be referenced some time in the future. On each page
fault as many dead pages as possible could be removed and as much space available could be
filled with pages predicted to be referenced in the future. To ensure that this prediction process
does not interfere with the XC process when it would not give a performance improvement, it
would only pull in predicted pages if there is space to do so.
When considering the user application class of matrix algorithms , it is clear that the user can
indicate to the XC when certain sections of the data structures will not be used. The user could
also indicate which sections of the data will be referenced in the future. The trade off with this
method would be to determine on what granularity this information is optimally useable by the
XC. For example in the matrix multiplication problem when a row of the first matrix has been
multiplied with a column of the second matrix both of these structures are redundant. \Vould
it be better to signal on a row for row basis that these data items are dead, or on a matrix for
matrix basis?
The action of signalling to the XC that a page is dead or will be referenced in future is a simple
task of sending a link message containing the pointer to the structure in question to the XC.
The XC can then decide whether it could use it or not.
6.4.3 Disk organization
The disk subsystem as will be explained in the next chapter consists of three autonomous
interfaces connected to the XC. Data to these interfaces can be transferred in parallel ",·ithout
major performance degradation on the XC. This is a situation which should be exploited by
reordering the pages to maximize performance.
Storing every third byte per disk would be one way of trying to exploit the parallelism ayail-
able. This would mean that the data had to be reconstructed back at the XC which would
consume uneccessary time. Still striving to exploit the parallelism available one could dived
each page into three sections and store a third on each disk. This would solve the problem of
reconstructing the data at the XC. But this \vo1.l1d not necessarily lead to better performance.
\Vhen considering the 16 kbyte pages used divided by three leads to 5 kbyte pa.ges. When
considering the average access time for a disk transfer the time is
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Data size
512
Ik
2k
4k
5k
8k
16k
32k
64!k
128'k
256k
Total access time in ms I
38.6
39.2
40
42
44
47
57
76
115
192
346
59
Fig~re 6.7: Disk access times: for di:fFerent page sizes.
average..access.time = average.seek.time +averageJatency +data.transfer.time
The average seek time is 28 IDS; the average latency = 10' ms and the transfer time = 850
khytels * data size. When consideri'llg the following table it is dear that a third reduction in
transfer amount only results in a 30% saving, in time. Thus there might be other organiz.fitions
providing a better performance.
It would be better to consider organizations based on the knowledge of the application program
running on the XU transputer. One other scheme which would result in a significant perfor-
mance bendit is to place every thi:rd page on the same channeL. This means that when the
one channel is occup:ied the other two can also be occupied wi:th either pages being roHed out
or rolled in in antiidp,ation. These options wilt oinly be comparable when measured results are
avaHable.
There is one other measme which could De taken to iifHprove' perfonna:nce. The disks could
be inherently Olrganist in the page size instead of some smaner fraction of a page size. For
instance the disks could be formatted with a block size 0] 16, kbyte. 'This sl10lillld increase the
average data transfer time to 1.25 :Mbyte/s because the inteFsector ga:p would disappear for 16
kbyte blocks. For a 16 kbyte block transfeF the access time would be 38 mirIi sec. This is an
improvement of 33 % ! This last option must also be investigated.
6.5 Other ways to improve performance
All the ways to improve performance so far takes great effort from both the system program-
mer and the user. There is however a few simple rules which if used by the user substantial
performance improvements a.re possible.
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Dimension Data size Normal algorit~m Transpose algorithm
40 89600 2.4 2.4
160 1433600 609 183
228 2911104 6608 544
320 5734400 25419 1633
420 9878400 141215 16275
Figure 6.8: Execution times for matrix algorithm and its transpose algorithm.
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These methods has to do with the way a program and its data 7-xe organist. In section4.5 a
very involved method was discussed to localize a progl'ams' data ::;tructures and code. For the
application to matrix algorithms this process can be done be the user through knowledge of
the referencing patterns of the algorithms which he codes.
Take for example the matrix multiplication algorithm.
Each r(~w 'of A is multiplied by the corresponding column in B. If this algorithm is coded in
Pascal then the underlying organization of matrices are row major. This has no effect on the
program executing in real memoRY. In virtual memory this however means that each row of
A may be found in one or more adjacent pages, but each element of the ~olumns of B will be
found on a different pa.ge. This implies 'HL'i,t for every multiplication operation a page fault will
r~sult. Contrast thi;:; to a. small modification in the algorithm where B's transpose is stored
beforl,~ the operation.
In the last instance the rows of A are found in one or more a.djacent pa.ges and the columns of
B are also found in one or more adjacent pages. This have a remarkable performance increase
as shown in table 6.8.
This same principle could be applied to many matrix algorithms. Many other has the inherent
property already for instance the Gua.ssian elimination used to calculate the inverse of A, has
the property of scanning through rows to do its operations. This fits in perfectly with the
organization of the underlying virtua.l memory architecture. These performa.nce enhancements
are possible for all virtua.l memory a.rchitectures.
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The secondary memory system consists of one or more moving head disk drives. One 01' more of
these disk drives can be connected to a disk interface or channel. The interfaces are connected
to the XC through the high speed INMOS links. At most three of these disk interfaces can be
connected to the XC du? to the other link on the XC being used for downloading its process
from the XU and for monitor actions from the XU.
This chapter describes the design of the secondary memory subsystem of the TVM system,
both the hardware and the software.
7.1 Overview of solutions
There are three distinct issues which need to be considered.
• The interconnection of the XC to the disk interfaces.
• The disk subsystem architecture.
• The disk interface standard to the disk itself.
Each of these will now be considered in more detail.
7.1.1 XC to diskinterfaces
There are two viable options for connecting the XC to the disk interfaces. The one is connecting
the disk interfaces via the remaining 3 IN1\'10S links. The second is mapping the disk int.erfaces
in the memory map of the XC. The first option is the implemented on the TVM system and it
does have the advantage of a decoupled system, but it would be of int.erest t.o determine which
one of the two gives the highest performance.
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The link connected option have a bandwidth capability that of the INMOS link. This at 20
Mbit/s is 1.8 Mbyte/s. The advantage of the INMOS link is that it is a DMA engine closely
tuned with the transputer. Thus once initiating the transfer the transputer processor is not ever
required to give any assistance. The thI~e links can run simultaneously each at 1.8 Mbyte/s
without affecting the performance of the main processor significantly if the processor is currently
busy with a CPU bounded process.
Under the circumstances described above the only memory mapped solution competitive in time
is a DMA solution see [Mostert 89]. Again considering three interfaces, each can be mapped
as a buffered DMA port with the buffer associated with each port some multiple which leads
to efficient disk transfers. The speed from this buffer to the XC's main memory is 8 Mbyte/s.
This i~ lOur times as high as the link interface and gives the same performance advantages as
the hardware links. The main drav,,'back is a tightly coupled transputer and disk interfaces.
The first measure was chosen to provide th~ TVM system with any disk interface standard
which would be deemed viable. The only prerequisite would be the INMOS link to the XC.
This design option proved very valuable as it will turn out in the next section.
7.1.2 Disk subsystem architecture
The disk subsystem is defined as the architecture from the point on the disk interface which is
compatible with the disk communications bus and includes all the disks on one inte·face. The
interface providing a basic communications path to the processor is called a channel with the
understanding that only one disk can communicate over a channel at anyone time, while many
disks may be doing a seek operation.
The first disk subsystem made provision for ST401 interfaces. This interface is supported by
~:lle INMOS M212. A disk interface incorporating these components were designed (refer E)
and evaluated. The average transfer rate were found to be 100 kbytejs which is far slower that
can be achieved with other inter- faces. The standard just mentioned can only support two
disks on each interface. This means tha.t the architecture were very much restricted to three
channels and two disks per channel.
During the development of the TVl\1 the SCSI bus standard became in more widespread used.
This interface can provide data throughputs of up to 5 !vIbyte/s for the 8 bit wiele SCSI bus.
Further this bus supports up to seven disks on each interface card. This provided the option
to connect even more disk memory on each channel. The three channels staved as titis \"as
1. basic property of the interconnection between the XC and the disk interfaces and that was
decided on previously. The simple interface between the XC and the disk interfaces proved
very valuable as a different interface could easily be attached to the XC.
The design question is how many disks must be connected to each channel? One obviolls
parameter is the a:1101]nt of disk space needed when small fixed sized disks are used. But is
there a ?erformance i. ! ? ntage to be gained when many smaller disks are connected in stead
of on, i disk per channel?
Stellenbosch University http://scholar.sun.ac.za
CHAPTER 7. HARD'~lARE 64
One intuitively would say that more than one disk per channel could lead to improved perfor-
mance if all the disks seek at the same time. The multiple disks per channel could be modelled
as a pipe line. The basic problem with the seeking disks are then clearly visible as the problem
to keep a pipeline filled. To keep the pipeline on the TVM system filled would require a very
sophisticated memory management algorithm.
\Vith a sophisticated software algorithm which does multiple writeback operations and multiple
prediction operations a performance increase could be achieved. This is an option which could
be best exploited when the exact page referencing structure is known in advance. In data
search applications this advance information would be known. This would then increase the
performance for these applications.
7.1.3 DiskiIlterface architecture
This section will describe the disk interface architecture which was designed based on com-
parative evaluation studies. It will be shown that the fastest architecture would be of no
performance benefit than the second fastest architecture because of a communications bottle
neck elsewhere.
From [Mostert 89] it is clear that the only interface mechanism which would not degrade per-
formance is a 'custom' DMA mechanism. Assuming that the basic mechanism from the SCSI
bus to the disk interface's memory is DMA, there is still a multitude of configurations each
with its own performance characteristics. Three of these DMA supporting architectures will
now be explored to determine the best architecture for the disk interface.
The first option disab~es the transputer during the SCSI bus DIVIA data transfer phase. The
transputer is then enabled and sends the data received from the SCSI bus to the disk host.
This creates a butt joint data transfer pattern as indicated in fig 7.1 under option A.
The second option implements a two port memory with both the SCSI device and the transputer
with access to it. The DMA data transfer from the SCSI bus to the two port memory can then
be done simultaneously with the transputer sending a previous block of data vil'! its link to the
disk host. This overlaps two of the operations in option A. \\That is added however is the time
to transfer the data from the two port memory to the transputers' own memory. See fig 7.1
under option B for a graphical representation.
The third option implements dual buffers both accessible from the transputer and the SCSI
DMA device. \\'hile the one is being filled by the SCSI D:MA device the transputer can empty
the other to the link. This results in saving the transferring time in option B by the transputer
from the two port memory to its own memory. See fig 7.1 under option C for a graphical
representation.
From fig 7.1 it is clear that option B is 30 % faster than option A for more than one block.
Option B implements a pipe line which implies that the performance increase can only be
achieved if the pipe line is full. During normal disk operations files consistil1g of many blocks
are transferred which satisfies this basic requirement.
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OPTION B - Time to transfer one byte
link
blk move
scsi
OPTION C
!lIlO ••
TIme to transfer one byte
Figure 7.1: Evaluation of disk channel architecture.
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Also clearly visible from the time diagram for option C is that option C is not faster than
option B with the exception of the startup time. This is because the basic bottle neck is the
serial link communication.
From the above discussion it is clear why the author opted for option B.
7.2 Diskinterface design
A block diagram of the disk interface is given in fig 7.2. This interface is built around the 16
bit T212 processor to provide INMOS link compatible communication with the XC and a SCSI
bus controller to provide compatibility with the SCSI bus to the disk drives. As explained
in the previous section the single buffered DMA solution will give the best results and this is
implemented by a shared buffer between the T212 and the SCSI bus controller.
The DMA mechanism is a very simple address generator always starting at the same address.
No stopping comparators were provided as the SCSI-bus supporting chip included an end of
block counter and signal. This simplified the DMA mechanism to the simplest implementation.
The complete schematic diagram, pal equations and register explanation can be found in ap-
pendix F.
7.3 Performance evaluation
The performa.nce of the hardware was measured with a logic state analyzer. The results showed
that the SCSI interface to memory bandwidth is as high as 10 Mbyte/s. The maximum the
SCSI bus controller can handle is 5 Mbyte/s. Thus the disk interface is 'fast' enough for the
fastest SCSI disk device that supports the SCSI interface data rate of 5 Mbyte/s.
The performance of the specific disks used in the evaluation showed that over one sector the
transfer rate is 1.25 Mbyte/s. Because of intersector gaps this transfer ra.te lowers to 850
kbyte/s over the whole sector with 512 byte sectors. If data transfers of greater than 1Mbyte
are made the data transfer rate lowers even further to 450 kbyte/s. This la.st decrease is due
to inter tra.ck switching of heads and inter silinder hea.d movement.
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SCSI DISK INTERFACE BLOCK DIAGRAM
16 BIT ADDRESS BUS PRIVATE SREO SCSI BUSSTATE
TRANSPUTER MEMORY ~MACHINE SACK DEVICEDATA aus
II ~i ,..--I -, NI r4...I DATA BUS t5J 'TWO PORT' C§J DAT,~ BUSI
MEMORY
ADDRESS~ r.A.DDRESS BUS -<J- GENERATOR
Figure 7.2: TVM scsi disk interface block diagram.
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8.1 Program specification
The program on the disk interface must provide a simple interface to the XC program. The
operations and their parameters are:
to.scsi ! format; interleave
from. scsi ? report
to.scsi ! read.data; begin. block; no.of.blocks
from. scsi ? data
from. scsi ? report
to.scsi ! write.data; begin.block; no.of.blocks
to. scsi ! data
from. scsi ? report
8.2 Program design
The main algorithm is a selection loop running for ever servicing requests from who ever is using
the disk. The three operations as described under the specification is supported. The reading
and writing operations does incorporate a parallel process mechanism to achieve maximum
efficiency.
To utilize the full overlapping potential of the single DMA buffer and the INlVIOS links, there is
only one solution of significance. That is the two DMA engines must be kept going in parallel.
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CHAPTER 8. SOFTWARE
Thus the algorithm for writing out data to the disk is:
PAR
move.data.to.shmem (in. channel, dma.to.shm, shm.to.dma)
hl.dma.data.out (shm.to.dma, dma.to.shm)
69
The two processes synchronize before the data is moved from the T212 main memory to the
buffer block also visible to the SCSI bus DMA engine. The synchronization scheleton is:
PROC mov.data.to.shmem (CHAN OF ANY inc,
CHAN OF INT dma.to.shm, shm.to.dma)
SEQ
buf.no := 0
SEQ i = 0 FOR no.of.buffers-l
SEQ
inc? data.buf[buf.no]
dma.to.shm ? ready
shmem := data.buf[buf.no]
shm.to.dma ! ready
inc? [data.buf[buf.no] FROM 0 FOR no.of.last.blocks*block. size. int]
dma.to.shm ? ready
shmem := data.buf[buf.noJ
shm.to.dma ! ready
PROC hl.dma.data.out (CHAN OF INT shrn.to.dma, dma.to.shrn)
SEQ
SEQ no.of.accesses.to.disk
SEQ
command.out(cmd.buf, 6, success, statusO, status!, phase)
dma.to.shm ! ready
shm.to.dma? ready
enable.host.drna.transfer (drna.host.write)
dma.data.out(no.of.blocks.in.buf,success,statusO,statusl)
disable.host.dma.transfer ()
status.in( status, success, statusO, statual)
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CHAPTER 8. SOFTWARE
8.3 Performance evaluation
70
The average throughput over big data sizes is 450 kbytejs. This is less than half the peak
transfer rate when measured on one block of 1.25 Mbytejs. When considering the highest
transfer rate over a full track of 850 kbytejs, the figure of 450 kbytejs is acceptable if the seek
time and rotational latency is taken into consideration.
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Part IV
In conclusion
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Chapter 9
Effect of VM on program. execution
The effect of virtual memory on the execution time of a program has not yet been investigated.
Table 9.1 contains the measured results of programs run on the TVM system.
The results in 9.1 refer to the program being contained to a large extent in the \vindow memory.
At least the current data structure is kept in the window memory.
When the current data structure can not be kept in the window memory, the performance
should degrade due to the additional page pulls that have to be carried out. Table 9.2 gives
the results for a forced small window size of 16 pages. The matrix program of dimensiol1s 150
and 200 are run on this artificially small window to simulate the situation as stated.
The results in table 9.2 are indicative of a non-optimized disk subsystem. The performance
loss would be the same for programs with very large data structures. This would indicate that
another solution other than virtual memory is sought for these programs. Perhaps a parallel
solution?
Matrix Total Real Virtual % performa.nce
dimension data size memory memory of virtual memory execution
100 0.5 1\1 36 39 92%
150 1.251\'1 122 145 84%
200 2.25M 288 380 7.5%
250 3.5M 560 739 75%
300 5M 998 1355 74%
Figure 9.1: Percentage performance of virtual memory system when compared to execution in
real memory.
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Matrix Total Real Virtual % performance
dimension data size memory memory of virtual memory execution
150 1.25M 122 600 20%
200 2.25M 288 2420 12%
73
Figure 9.2: Percentage performance of virtual memory system with very sma.ll window when
compa.red to execution in real memory.
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Chapter 10
Conclusions
The requirement for a virtual memory based transputer have been met with a viable and
performance effective implementation. This applies to a single user environment where small,
medium size and king size jobs are run.
The various architectural features found on the TVM system have been shown to have advan-
t;tges and disadvantages.
The unique two processor system have two advantages. The first is a multiuser operating system
can now safely be implemented on a transputer. Secondly the memory management actions,
like prediction can continue while the main transputer is busy with non-page fault generating
actions. If the first mentioned is to be implemented, the non active cache should be expanded
to create more page space so that context switching can be done faster.
For the memory hierarchy with the window memory separated from the main processor it has
been shown that up to 15 % performance is lost because of this architectural feature when
compared to a conventional virtual memory architecture.
Vlith regard to the optimum sizes for the different levels of the memory hierarchy. The optimum
active cache size have been shown to eqnal the number of dat.a structures accessed simultane-
ously plus one page for the code. This size could be more depending on the fragmentation of
the code.
The non active cache have been shown to have an insignificant performance impact. This is
due to its small size. It did however compensate for the non-optimal replacement algorithm by
making sure that the page containing the code never went any further than the fast non active
cache.
The window show the same behavioral characteristics as the active cache, but on another level
of memory requirement. It was shown that as long as the data structures accessed could be
completely held in the window, the performance decrease due to virtual memory was 8% to
16%. But as soon as the window size is far smaller than the basic data structures addressed,
the virtual memory system performance degrade to the level where the effect of the window is
non-existent. This last phenomena. takes place when king size jobs arc run on the system. The
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performance loss in the latter case can be as high as 90%. This poor performance is a result of
the disk subsystem performance and should be addressed by optimizing the disk subsystem.
The disk subsystem was designed and evaluated for one channel and one disk. As a result
no performance measures were available for a possible optimum disk subsystem. The various
measures to increase performance were however discussed of which the most nota.ble is the
inherent parallel architecture of the three channels which should be exploited.
The disk interface itself was evaluated, designed and its performance measured. It was shown
that the second fastest architecture with only one two port memory performed just as well as
a double two port memory architecture would.
The basic memory management software was developed. This included all the data structures
necessary fer efficient management. The basic memory management policy of demand pa.ging
was used throughout. Two page replacement algorithms were evaluated ie. FIFO and random
replacement. From literature is was shown that the FIFO page replacement algorithm is far
from optimal and even worse than the random page replacement algorithm. It was shown in
this report that both algorithms have nearly the same performance and that FIFO performs
better with more memory and random performs better with less memory.
In conclusion the TVM implementation is a cost effective and performance efficient virtual
memory implementation for the transputer lacking any virtual memory support primitives.
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Interfacing transputers
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SM0908
REAL WORLD INTERFACING WITH TRANSPUTERS
1. Introduction
8 September 1989
S MOSTERT
The transputer is a high performance processor with an instruction
troughput of 10 MIPS. The question arise as to how to get data into and
from a transputer or transputer network.
This paper focus on the mechanisms available on the transputer and
evaluate them according to S/W complexity, H/W complexity and maximum
attainable data bandwidth. Where possible examples are included of
implementations at Stellenbosch University.
Contents
1. Introduction
2. Transputer architecture
3. Services included in application spesific interface
4. Peripheral interfacing
4.1 Memory mapped
4.2 Link adapters
4.3 Memory swapping
4.4 DHA
Implementation 1
Implementation 2
Implementation 3
4.5 DDMA
Peak transfer then post processing
Peak transfer while processing
5. concluding remarks
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2. Transputer architecture
The processor a~~hitecture can be summed up as follow:
Vee
GND
CLK
Error
System Processor
services
Link interfaces --4
f--
On Chip
RAM
IApplication specific interface I
link out
link in
memory interface
disk interface
There are thus two mediums of getting data to and from the transputer i.e.
Memory Bus
MUX AD Bus
Components T414, T800
Basic transfer 150ns
measure:
DEMUX AD Bus
T212, T222, T801
lOOns
Links
All transputer com-
patible components.
20 MBits/sec
Attainable
BW
13MB/s 10MB/s, 20HB/s 1,8 MB/s
for blockmove instruction
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3. SERVICES INCLUDED IN APPLICATION SPECIFIC INTERFACE
It is useful to consider these services as they do have an upper data BW.
3.1 Interrupts
The signals provided are:
event-request
event-acknowledge
The dominating time delay for using events, is the interrupt latency.
For the following processors it is given as:
T212
T414
Taoo (without FPU)
T800 (with FPU)
2,651J.s
2,91J.s
2,91J.s
3,91J.s
For the Taoo with FPU operations this translats to an upper bound of
1MBytejs data bandwidth. The above analysis assumes an interrupt per
entity to transfer. These figures becomes part of the startup time
for transfers longer than one entity.
3.2 Memconfig and memwait
Memconfig determines the primary period for external memory
references. (Upperbounds given in paragraph 2.)
While memwait is an input to the transputer allowing slower devices
than basic memory to communicate with transputer.
3.3 Memreg and Memgranted
These signals are provided to facilitate a DMA controller taking over
the bus.
Assuming a DMA transfer takes place in 150 ns on a TaOO. Assume
further a 32 bit peripheral bus is available (highly unlikely).
Then for cycle stealing DMA we have:
Time to transfer one word = 750ns
This translates to a data transfer BW of 5,3 MB/s.
Back to th~ real world with a 16 bit databus is means a data transfer
BW of 2,6 MB/s, with an a bit databus 1,3 MB/s.
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4. PERIPHERAL INTERFACING
4.1 Memory mapped interfacing
The most common method of interfacing to any microprocessor.
Architecture
DECODER
Tr Address Bus f----
AO CS
-
Data Bus
PERIPHERAL DEVICE
Constraints on data bandwidth
The main constraint is the
service the external device.
i := 0
WHILE i < length
SEQ
WHILE (status /\ 1) <> 1
SKIP
bUffer [i) := port1
time a basic loop iteration takes to
The OCCAM code for this basic loop is:
]A
J 750ns
+A = 1,llJ.s
i.e. max expected BW = 540 kB/s
-> assuming 8 bit peripheral interface.
For a 16 bit peripheral interface the expected reslults are as
follow:
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Algorithm
i := 0
WHILE i < length
SEQ
WHILE (status /\ 1) <>1
SKIP
buftmp := port2 /\ #FFFF
WHILE (status /\ 1) <>1
SKIP
buf[i] := bUftmp \/ (port2 « 16)
i := i + 1
Total execution time P = 750ns x 2
R2 = 900ns
R1 = 500ns
S = 800ns
250ns
4.35\.1.s
P
] R1 +250ns + 200ns] P
] R2 + S + 200ns
(600ns x 2)
i.e. ~xpected BW 229 kW/s (W 4 bytes)
or 460 kE/s
or 919 kB/s
(E = 2 bytes)
(B = 1 byte)
For a 32 bit peripheral interface the results for one byte peripheral
interface can be multiplied by a factor of 4.
i.e. expected BW 540 kB/s x 4 = 2,1 MB/S
But this BW is lower than can be aChieved.
program time delays are:
For word transfers the
polling 600ns
inputting: 850ns
loop
which gives a BW of 689 KW/s = 2,7 MB/s
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Implementations
The implementation considered under memory mapped I/O is the so called TR8
and AILTR8 card.
Architecture
Ack reg T800
CS
--..,.
r-- linkinint
LA event
DECODER (;
- --- -
•07 00 x 8
•
• DO
Dl
CS 02
linkinint 03
~
~ LA
INT
07 DO register
-byte interface to transputer
-expected throughput ~ 540 kB/s
-measured throughput (@ 10 mBit/sec link speed)
384 RB/s
30% slower than expected
Discussion of memory mapped interfacing
1. From expected results; less than 2x gain in going from 8bit to l6bit
interface. (540 kB/s -> 919 kB/s)
2. Practical implementation of 8 bit system 30% slower than expected.
One possible explanation is status not ready when polled.
3. From expected results; significant gain from 8 bit -> 32 bit bus.
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4.2 Interfacing with linkadapters
Use "high" speed links to communicate with external interface. Gain
advantage that sUbsystem completely isolated from Tr.
Architecture
sub
INMOS link L ~
Transputer
~
L/A
~
System
The subsystem can either be intelligent (include a ~P) or durn.
Constraints on data bandwidth
The high speed link places a upper bound of 1,8 MByte/s (at a link
speed of 20 MBit/s) on the data bandwidth.
In most applications the sub system (if intelligent) will determine
the data bandwidth.
The application considered is one of the last mentioned. Thus the
application will be considered first before expected results will be
predicted.
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Implementation
The HIL (Hardware in Loop also called AIL) system will be considered as an
example.
Architecture
data link h-
I
I
AIL AD II
1--.-
Transputer broadcast link
I
AIL DA ,I
I
•
data link 2
AD interface
DA interface
More detailed architecture of AILcard
link l: ~ LA 8031
Databus
CS 1
I....--
( ) v linkLA
II
10- CS 2 Vlink
DECODE l-l
--r
in interrupt
out interrupt
Implementation constraints on data bandwidth
For this specific implementation, the 8031 is definitly the determiner of
the upper data bandwidth bound.
Examining the basic program will reveal the time constraints.
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Algorithm for transmitting message of length L
mov RO,msg-ptr
mov Rl, L 4l-L s message initialisation
mov dptr,#lal-out
repeat: mov a,@RO 1
wI: jnb laloutint,wl 2
mov @dptr,a 2 8J..ls iteration executed once
inc RO 1 for each byte to be
djnz Rl, repeat 2 transmitted
Provided that transputer is synchronised to recieve this me~'sage, the
data throughput can be calculated as:
to send 1 byte:
255 bytes:
Measured throughput
t = 12IJ.s
t = 4+8x256
256
8IJ.S
BW = 63 KBytes/sec
BW = 125 KBytes/sec
The throughput is measured not only in terms of communication BW, but
also includes the peripheral servicing by the 8031.
The throughput of the AIL cards are 8kE/s = 16KB/s.
Discussion on link interfaced peripherals
1. Advantage gained in decoupled system with subsystem having a true
transputer face.
2. Not "very high" data bandwidth capability, but more than adequate for
8KHz (16 bit) transfer rate.
3. AILcards, because of link interface, can be connected easily to any
transputer system - flexibility.
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4.3 Memory swapping
Essence is external interface sharing a common block of memory with
the transputer.
Architecture
~T800l
,-- - - I
f shared r
I
r
memory ,
I I
other system I ,
T800
I I local
local memory
memory
Constraints on data bandwidth
The only constraint the tranputer is subject to is the time the other
system takes to fill the shared memory. The transputer (T800) can
then blockmove the data from shared memory to own memory or use the
memory still in the shared memory block.
Blockmove application
Time to move block 8+2 * external memory cycle x N
= 8+300 ns x N
where N is no. of 32 bit words to move
i.e. data bandwidth = 3,3 MW/s = 13 MB/s
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Implementation
The implementation considered under shared memory interfacing is the
Transputer virtual memory system.
Architecture
I I
r Adr Data I MUX
__LJ __
AD window I , /
on 1 shared I --
T425 event 2Gig I memory I T800
- MMU I I
I ,r-----
T800 ./
AD local
memory
local
memory
page fault comparator
32 bit interface to T800
data used from shared memory - no time delay
only time delay associated with transfer of data from disk to
shared memory.
Time constraints associated with virtual memory system
page fault with page on disk - few ms.
page fault with page in local memory of MMU - few ~s
"page fault" with page in window.
version 1 - one active page - 10 ~s (measured)
version 2 - 16 active pages - Os 1!!
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4.4.1
4.4 DMA interfacing
"pure" DMA interfacing to T800;
BW dictated by MEMREQ, MEMgranted timing.
BW = 1,3 MHz
There are also other methods for interfacing DMA supporting chips to
the transputer. These other methods are only viable now since a fast
processor is available.
Three methods will be evaluated on prediction only.
Implementation 1
transputer takes over all functions of DMA controller
Architecture
BREQ
DMA
CE BACKI I . supporting enternal
chip
245
-
Data Data
T212 -
Address
\
Memory
..,
..
/
interface
Algorithm
i: = 0
~'mILE i < length
SEQ
WHILE (breq /\1)<>1
SKIP
bUf[i): = constant
i: = i+l
Assumptions
- i resides in internal
memory
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Constraints on data bandwidth
Assuming DMA supporting chip has higher BW than transputer system.
Then the upperbound on data BW is the transputer. Further on 8 bit
databus is used.
The algorithm exactly the same as for polled interfacing in memory
space! One major difference.
Data is transported directly from and to memory space and I/O device!
Saving one external reference per entity.
Thus expected data BW = 2x polled memory mapped system
= 2x 540 kB/s
= 1,08 MB/s
On closer inspection algorithm reveals that loop control stays the
same.
Thus more realistic expected BW = 1/1,65~s
= O,6MB/s
Snags (on a T800)
8 bit and 16 bit interface will jump 75% and 50% of the memory
space which is wasted.
The above problem can only be solved with complicated H/W.
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4.4.2 Implementation 2
Transputer only does address generation.
generation is done in HjW.
Signal sensing and
Architecture
ternal bus
WAIT BREQ DMA
BlacJ~ .. supportingI ex--Box Back chip~.. Block DBI ~ J-
T212 Data
Data
~-
Ll \.
245
Address memory
RD
WR
..
Algorithm
block.DB
SEQ i = 0
buf [i]
block.DB
:= disable
for N
:= dummy = canst.
:=enable
from external bus to memory
block.DB := disable
SEQ i = a for N
dummy := bUf[i]
block.DB .- enable
from memory to external bus
Constraints on data BW
Transputer still determines upperbound.
However the polling of BREQ is no longer neces~ary.
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Thus ehpected data transfer BW 900ns pw
1,1 MW/s
2,2 MB/S
(waste mem
approach)
900ns
1,1 Mentity/s
2,2 MB/s (16bit
entities
4.4.3 .rmplementation 3
conventional DMA coprocessor
A.rchitecture
memack
.. DMA .... BREQ DMA.
memreq controller Back supporting
~
device
d, Data
-
T212
1-.I
Address Memory
.J'
Data
Memreq puts T212 bus in tristate; DMA controller takes control of Adr
bus; DMA supporting device takes control of Data bus.
Algorithm
pseudo language
setup DMA. controller
wait for it to finish (possibly doing something else)
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Constraints on data Bandwidth
- hardware constraints
- already mentioned as 5,3 MB/s
(assuming 32 bit interface)
with normal byte wide devices. 1,3 MB/S
4.5 Discrete DMA interface
Highest possible bandwidth. DMA cort~0ller kept SIMPLE and built up
from "discrete components."
Main assumption for DDMA systems:
Data can be transferred faster if the transputer is completely left
out of the transfer!
Thus it can be expected that a data transfer BW can be achieved
striving to the memory BW in the limit.
4.5.1 P~ak tr~rsfer then post processing
Implementation
High speed data capture from a iadar source for post mort~m
evaluati"m with MATLAB.
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Architecture
Databus r
MEM
-------------1-------1.
_~8_=b~i:.:t:._.::d~a~t=a~b~u~s~ __t----I·
14
- Transputer
SRAM
start ---+ counter
addrl
dataclock
, II
stop ---10 16 bit
addr
reset ~-~l'
FF I
j
set
I
compatetcrl
I
reqister
Jenable
~Ft>------"
start
~D
start strobe W\.'\-- .
Constraints on data BW
MEMORY BW ONLY CONSTRAINT
Studying the example further we can extract a few numbers to compare
with previous implementations.
Assume "slow" SRAM wit:l lOOns access time.
This memory can be accessed within 125 ns.
Thus the BW into memory is 8 MW/s
= 32 MB/s
During this time the transputer is switched off with the WAIT input.
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4.5.2
Algorithm
-- pseudo code
setup registers
enable data transfer
(wait until finished)
process data
Peak transfer while processing
DDMA as discussed so far will function only at top speed for
short periods of time.
What about real time applications where sustained data transfer
rates of 5MB/s or more must be achieved?
Solution lies in divide and conquer.
Decoupled buffer technique
The basic idea is to decouple the processor from the high speed
input/output, but not to switch the transputer off.
Architecture
Address II
I 244
1 I I I
r--
r---
DDMA or 2 [- decoupled
-
DHA 4 memory data 245 T800
---
-
controller 4
'---
'---
I I
BREQ BACK
It
DMA device 1- 245 data
I--
local
memory
Stellenbosch University http://scholar.sun.ac.za
This has the advantage that while data is being transfered to and
from the buffer the transputer can continue with other tasks.
The above system will work in the case where the next data location
cannot be predicted either in time or place.
For a continious data stream at least a double buffer is needed.
5. Concluding remarks
We have considered four basic methods of interfacing I/O systems to
transputer networks.
Memory mapping
- conventional, closely coupled systems
- program control
- BW: 540 kB/s (8 bit) - 919 kB/s (16 bit) - 2,7 MB/s (32 bit)
Link interfacing
- transputer compatible decoupled systems
- completely OCCAM comp~tib}e
- BW: 83 kBytes/s - 125 kByte/s practical 16 kB/s -> 1,8 MBytes/s
Mem to MEM interfacing
- shared memory, allowing processing while transferring data
-BW: (transputer subsystem determines)
DI1A interfacing
- direct access to memory databus
considered 4 implementations with varying amouts of processor
interference
- BW: 0,6 MB/s
subsystem)
1,1 MB/s 1,3 HB/s 32 HB/s (assuming 8 bit
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